Multi-bit pipeline analog-to-digital converter having shared...

Details Multi-bit pipeline analog-to-digital converter having shared... Multi-bit pipeline analog-to-digital converter having shared...

2008-07-08

2008-07-08

Mai, Lam T (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S155000

Reexamination Certificate

active

07397409

ABSTRACT:
A multi-bit pipeline analog-to-digital converter (ADC) having a shared amplifier structure includes: a sample-and-hold amplifier (SHA) for sampling and holding an input analog voltage and removing a sampling error of the input voltage; N-bit flash ADCs of first to K-th stages receiving analog signals, converting them into digital signals and outputting the digital signals; N-bit multiplying digital-to-analog converters (MDACs) of first to K-th stages converting differences between the digital signals output from the N-bit flash ADCs and output signals of preceding stages back into analog signals and outputting the analog signals; and a three-stage amplifier connected to an output of the N-bit MDAC of the first stage at a first clock and an output of the SHA at a second clock, wherein intergers N>= and K>=2. An amplifier can be shared between an SHA and an MDAC of a first stage, thereby reducing power consumption and chip size.In the multi-bit pipeline ADC, an amplifier can be shared between an SHA consuming much power and an MDAC of a first stage, so that power consumption and chip size can be reduced.

REFERENCES:
patent: 6295016 (2001-09-01), Chiang
patent: 6600440 (2003-07-01), Sakurai
patent: 6617992 (2003-09-01), Sakurai
patent: 6799823 (2004-10-01), Miquel et al.
patent: 6954169 (2005-10-01), Min
patent: 7187318 (2007-03-01), Lee et al.
patent: 10-308670 (1998-11-01), None
patent: 2002-190736 (2002-07-01), None
patent: 2002-314420 (2002-10-01), None
patent: 2005-244343 (2005-09-01), None
patent: 1019970005828 (1997-04-01), None
patent: 10-0190531 (1999-01-01), None
patent: 1020050081044 (2005-08-01), None
Jeon, Y., et al., “A 5-mW 0.26-mm210-bit 20-MS/s pipelined CMOS ADC with multi-stage amplifier sharing technique.” Sep. 2006.In Proc. European Solid-State Circuits Conference,pp. 544-547.
Nagaraj, K., et al., “A 250-mW, 8-b, 52-Msamples/s Parallel-Pipelined A/D Converter with Reduced Number of Amplifiers.” Mar. 1997.IEEE Journal of Solid-State Circuits,vol. 32, No. 3, pp. 312-320.
Yu, P., et al., “A 2.5-V, 12-b, 5-Msample/s Pipelined CMOS ADC.” Dec. 1996.IEEE Journal of Solid-State Circuits,vol. 31, No. 12, pp. 1854-1861.
Korean Notice of Patent Grant dated Apr. 24, 2008 for the corresponding application KR 10-2006--0089083.

Affiliated with

Also associated with

Rating

Multi-bit pipeline analog-to-digital converter having shared... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-bit pipeline analog-to-digital converter having shared..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bit pipeline analog-to-digital converter having shared... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2809912