Multi-bit pipeline analog-to-digital converter capable of...

Details Multi-bit pipeline analog-to-digital converter capable of... Multi-bit pipeline analog-to-digital converter capable of...

2007-02-16

2009-02-03

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S155000

Reexamination Certificate

active

07486216

ABSTRACT:
Provided is a multi-bit pipeline analog-to-digital converter (ADC) capable of altering an operating mode. The ADC includes: a sample-and-hold amplifier (SHA) for sampling and holding an input analog voltage; an n+1 number of B-bit flash ADCs for receiving an analog signal and converting the analog signal into a digital signal to output the digital signal; an n number of B-bit multiplying digital-to-analog converters (MDACs) for converting a difference between the digital signal output from the B-bit flash ADC and the front-stage output signal into an analog signal to output the analog signal to the next stage; and a mode control circuit for generating n-bit control signals to control the B-bit flash ADC and the B-bit MDAC according to required resolution and operating frequency. In the multi-bit pipeline ADC, an operating mode is altered by controlling the number of stages in a pipeline and a signal path according to required resolution and operating frequency, so that power consumption can be minimized under the corresponding operating condition and signals can be processed in a variety of ways.

REFERENCES:
patent: 5353244 (1994-10-01), Peters et al.
patent: 5635937 (1997-06-01), Lim et al.
patent: 6323800 (2001-11-01), Chiang
patent: 7098834 (2006-08-01), Linder et al.
patent: 7116255 (2006-10-01), Lee et al.
patent: 7250894 (2007-07-01), Lee
patent: 7313380 (2007-12-01), Yamaji
patent: 2003/0164786 (2003-09-01), Wolf et al.
patent: 2004/0145508 (2004-07-01), Gulati et al.
patent: 2002-064381 (2002-02-01), None
patent: 2003-174364 (2003-06-01), None
patent: 2004-214905 (2004-07-01), None
patent: 1997-0005828 (1997-04-01), None
patent: 10-2004-0033630 (2004-04-01), None
patent: 10-2006-0078685 (2006-07-01), None
patent: 10-2006-0093231 (2006-08-01), None
“A 10-bit 44-MS/s 20-mW Configurable Time-Interleaved Pipeline ADC for Dual-Mode 802.11b/Bluetooth Receiver,” by Bo Xia et al.;IEEE Journal of Solid-State Circuits, vol. 41, No. 3, Mar. 2006; pp. 530-539.

Affiliated with

Also associated with

Rating

Multi-bit pipeline analog-to-digital converter capable of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-bit pipeline analog-to-digital converter capable of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bit pipeline analog-to-digital converter capable of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4118356