Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Patent
1993-04-29
1995-04-11
Hoff, Marc S.
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
341150, H03M 302
Patent
active
054062837
ABSTRACT:
A Sigma-Delta converter, has a receiver for receiving an input digital signal; a digital loop filter and quantizer having an input and an output; a summer having a first input connected to the receiver, a second input connected to the output of the digital loop filter and quantizer, and an output connected to the input of the digital loop filter and quantizer for subtracting from the input digital signal an output digital signal from the digital loop filter and quantizer, and in response generating a difference signal for application to the input of the digital loop filter and quantizer; and a digital-to-analog converter having a plurality of unit elements with minor mismatching therebetween, for receiving and converting to analog the output digital signal from the digital loop filter and quantizer, and in response generating an output analog signal, wherein the digital-to-analog converter has a selector for cyclically selecting successive different permutations of the unit elements for converting each value of the output digital signal thereby cancelling the mismatching between unit elements.
REFERENCES:
patent: 4404544 (1983-09-01), Dwarakanath
patent: 4988900 (1991-01-01), Fensch
patent: 5072219 (1991-12-01), Boutaud et al.
patent: 5225835 (1993-07-01), Majima et al.
patent: 5252973 (1993-10-01), Masuda
L. Richard Carley, "A Noise-Shaping Coder Topology For 15+ Bit Converters," IEEE Journal of Solid-State Circuits, vol. 24, No. 2, pp. 267-273 (Apr., 1989).
L. Richard Carley, "An Oversampling Analog-to-Digital Converter Topology for High Resolution Signal Acquisition Systems, " IEEE Transactions on Circuits and Systems, vol. CAS-34, No. 1, pp. 83-90 (Jan., 1987).
R. H. Walden, T, Cataltepe, G. C. Temes, "Architectures for High-Order Multibit .SIGMA.-.increment. Modulators," Proceeding of the 1990 IEEE International Symposium On Circuits and Systems, pp. 895-898 (May, 1990).
T. Cataltepe, A. R. Kramer, L. E. Larson, G. C. Temes, R. H. Walden, "Digitally Corrected Multi-Bit .SIGMA.-.increment. Data Converters," Proceedings of the 1989 IEEE International Symposium On Circuits and Systems, pp. 647-650 (May, 1989).
J. Fattaruso, Sami Kiriaki, Greg Warwar, Michiel de Wit, "Self-Calibration Techniques for a Second-Order Multi-bit Sigma-Delta Modulator," Digest of the 1993 IEEE International Solid-State Circuits Conference, pp. 228-229 (Feb., 1993).
Yasuaki Sakina, "Multi-Bit .SIGMA..increment. Analog-to-Digital Converters with Nonlinearity Correction Using Dynamic Barrel Shifting," Master Thesis, pp. 1-76 (May, 1990).
B. Leung, "Architectures for Multi-Bit Oversampled A/D Converter Employing Dynamic Element Matching Techniques," 1991 IEEE International Symposium on Circuits and Systems, pp. 1657-1660 (May 1991).
F. Chen, B. Leung, "A Multi-Bit .SIGMA.-.increment. DAC with Dynamic Element Matching Techniques," Proceedings of IEEE Custom Integrated Circuit Conference, pp. 16.2.1-16.2.4 (May, 1992).
B. Leung, "Pipelined Multi-bit Oversampled Digital to Analog Converters with Capacitor Averaging," Analog Integrated Circuits and Signal Processing, An International Journal, pp. 139-156 (vol. 2, No. 2, Apr., 1992).
B. Song, M. Tompsett, K. Lakshmikumar, "A 12-bit 1-Msample/s Capacitor Error-Averaging Pipelined A/D Converter," IEEE Journal of Solid-State Circuits, vol. 23, No. 6, pp. 1324-1333 (Dec., 1988).
F. Wang, G. Temes, S. Law, "A Quasi-Passive CMOS Pipeline D/A Converter," IEEE Journal of Solid-State Circuits, vol. 24, No. 6, pp. 1752-1755 (Dec., 1989).
Y. Lin, B. Kim, P. Gray, "A 13-b 2.5-MHz Self-Calibrated Pipelined A/D Converter in 3-.mu.m CMOS," IEEE Journal of Solid-State Circuits, vol. 26, No. 4, pp. 628-636 (Apr. 1991).
K. Bult, G. Geelen, "A Fast-Settling CMOS Op AMP with 90dB DC Gain and 116 MHz Unity-Gain Frequency," Digest of Technical Papers, IEEE International Solid-State Circuits Conference 1990, pp. 108-109 (Feb., 1990).
Hoff Marc S.
University of Waterloo
LandOfFree
Multi-bit oversampled DAC with dynamic element matching does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-bit oversampled DAC with dynamic element matching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bit oversampled DAC with dynamic element matching will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1541705