Pulse or digital communications – Pulse code modulation – Differential
Reexamination Certificate
2005-12-13
2005-12-13
Ha, Dac V. (Department: 2634)
Pulse or digital communications
Pulse code modulation
Differential
C341S200000
Reexamination Certificate
active
06975682
ABSTRACT:
A quantizer adapted for use with a delta-sigma analog-to-digital converter. The quantizer includes first and second comparators adapted to compare an input analog signal to a threshold and provide a digital output in response thereto. First and second thresholds are provided to the first and second comparators respectively. In accordance with the present teachings, a mechanism is provided for changing the thresholds to minimize conversion errors. While the mechanism for changing the thresholds may be implemented with resistive and/or capacitive ladders, in the illustrative embodiment, digital-to-analog converters are utilized. The DACs are driven by error shaping logic. The inventive quantizer allows for an improved delta-sigma analog-to-digital converter design which combines an ADC and a DAC. The DAC reconstructs the analog equivalent of the digital output of the ADC. The ADC is a flash converter consisting of one comparator per threshold. The DAC operates by summing the outputs of a set of nominally identical unit elements. The DAC has the same number of elements as there are comparators in the flash ADC and each comparator drives one element of the DAC. A novel feature is that the thresholds of the comparators in the ADC can individually be dynamically adjusted, so that the correspondence between an element of the DAC and a particular threshold of the ADC can be varied from sample to sample under the control of logic circuitry. This arrangement allows the correspondence between DAC elements and ADC thresholds to be remapped without introducing any additional delay into the signal path between the ADC and the DAC. In a high speed continuous-time delta sigma modulator, this allows randomization or shaping of the mismatch errors of the DAC elements to be achieved without incurring any penalty in sample rate, nor adding any excess delay into the loop that might destabilize or otherwise degrade the operation of the modulator.
REFERENCES:
patent: 3544993 (1970-12-01), Gabriel
patent: 3665250 (1972-05-01), Cosand
patent: 3950667 (1976-04-01), DeJong et al.
patent: 4251803 (1981-02-01), Debord et al.
patent: 4975931 (1990-12-01), Cosand
patent: 5128534 (1992-07-01), Wyles et al.
patent: 5304951 (1994-04-01), Cosand
patent: 5404142 (1995-04-01), Adams et al.
patent: 6346898 (2002-02-01), Melanson
patent: 6642873 (2003-11-01), Kuang
patent: 6765518 (2004-07-01), Olson et al.
Baird, R. T., et al, “Linearity Enhancement of Multibit Delta Sigma A/D and D/A Covnerters Using Data Weighted Averaging, ”IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, IEEE, New York, US, vol. 42, No. 12, pp. 753-762, Dec. 1, 1995, XP000553740, ISSN: 1057-7130, Figures 1, 12.
Alkov Leonard A.
Ha Dac V.
Vick Karl A.
LandOfFree
Multi-bit delta-sigma analog-to-digital converter with error... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-bit delta-sigma analog-to-digital converter with error..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bit delta-sigma analog-to-digital converter with error... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3503209