Static information storage and retrieval – Addressing – Plural blocks or banks
Reexamination Certificate
2000-07-17
2001-07-03
Elms, Richard (Department: 2824)
Static information storage and retrieval
Addressing
Plural blocks or banks
C365S230040, C365S230060
Reexamination Certificate
active
06256255
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates generally to semiconductor integrated circuit memories and particularly to multi-bank dynamic random access memories (DRAMs).
BACKGROUND OF THE INVENTION
Semiconductor memory manufacturing technology allows the creation of high density memories on an integrated circuit chip. Such memories typically consist of an array of many memory cells arranged in a matrix of rows and columns. Each memory cell can be uniquely addressed by its particular row and column. The cell array is sometimes divided into numerous subarrays that share certain peripheral and interface components such as, for example, shared sense amplifiers, column select lines, and input/output (/O) lines for performing reading and writing operations.
Sharing components and control signals, such as between the subarrays, allows efficient utilization of available integrated circuit chip area and may reduce power consumption. However, shared components and signals may constrain data accessibility. In a memory in which components and signals are shared, each memory cell is still uniquely addressable. However, not all memory cells are simultaneously addressable due to the shared components. As a result, the throughput of the reading and writing operations is reduced. There is a need in the art to provide a memory architecture that allows the sharing of components and signals and also provides more flexible addressing of memory cells to enhance the speed of reading and writing operations and to provide more robust timing during these operations.
SUMMARY OF THE INVENTION
The present invention provides a memory architecture having more flexible addressing of memory cells. The memory includes a column of memory cells that are selectively coupled to an input/output line through first and second series-connected switches. The first switch is an input/output switch that is controlled by a column select signal. The second switch is a bank switch that is controlled by a bank select signal.
In one embodiment, the memory includes an array of memory cells arranged in separately addressable banks. Input/output lines communicate data between the memory cells and external connections. A column decoder provides column select signals that are shared between banks. Each column select signal selects columns of memory cells in more than one bank for coupling to one of the input/output lines. A bank decoder individually selects each of the banks for coupling columns of memory cells in the selected bank to input/output lines. Columns of memory cells in other banks are isolated from their input/output lines. Bank switches, controlled by the bank decoder, each couple one of the input/output lines to one of the banks. Digit lines in each bank are coupled to memory cells therein. Input/output switches, each controlled by a column select signal, couple one of the digit lines in one of the banks to one of the input/output lines through one of the bank switches. Word lines in each bank are coupled to ones of the memory cells therein. Each word line defines a row of memory cells. A row decoder controls each word line, selecting a row of memory cells for coupling to ones of the digit lines in one of the banks.
The teachings of the present invention also include a method of coupling a column of memory cells to an input/output line. A column of memory cells is selected based upon a column select signal. The selected column of memory cells is coupled to the input/output line through an input/output switch and through a bank switch that is in series with the input/output switch.
One embodiment of the invention includes a method of using an array of memory cells arranged in separately addressable banks. A first bank is selected. A memory operation is performed upon memory cells in the first bank. Memory cells in the first bank are coupled to input/output lines. A second bank is selected. A memory operation is initiated upon memory cells in the second bank while the first bank is still coupled to the input/output lines.
Thus, the present invention provides a memory architecture having more flexible addressing of memory cells. The addressing of the present invention enhances the speed of reading and writing operations and provides more robust timing during these operations.
REFERENCES:
patent: Re. 35934 (1998-10-01), Takai
patent: 4096402 (1978-06-01), Schroeder et al.
patent: 4404474 (1983-09-01), Dingwall
patent: 4611337 (1986-09-01), Evans
patent: 4638187 (1987-01-01), Boler et al.
patent: 4789796 (1988-12-01), Foss
patent: 4884270 (1989-11-01), Chiu et al.
patent: 4928281 (1990-05-01), Kurosawa et al.
patent: 4958088 (1990-09-01), Farah-Bakhsh et al.
patent: 4984204 (1991-01-01), Sato et al.
patent: 5111435 (1992-05-01), Miyamoto
patent: 5122690 (1992-06-01), Bianchi
patent: 5128560 (1992-07-01), Chern et al.
patent: 5128563 (1992-07-01), Hush et al.
patent: 5134311 (1992-07-01), Biber et al.
patent: 5150186 (1992-09-01), Pinney et al.
patent: 5165046 (1992-11-01), Hesson
patent: 5170074 (1992-12-01), Aoki
patent: 5179298 (1993-01-01), Hirano et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5220208 (1993-06-01), Schenck
patent: 5239206 (1993-08-01), Yanai
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5274276 (1993-12-01), Casper et al.
patent: 5276642 (1994-01-01), Lee
patent: 5278460 (1994-01-01), Casper
patent: 5281865 (1994-01-01), Yamashita et al.
patent: 5311481 (1994-05-01), Casper et al.
patent: 5321368 (1994-06-01), Hoelzle
patent: 5347177 (1994-09-01), Lipp
patent: 5347179 (1994-09-01), Casper et al.
patent: 5361002 (1994-11-01), Casper
patent: 5383157 (1995-01-01), Phelan
patent: 5387809 (1995-02-01), Yamagishi et al.
patent: 5390308 (1995-02-01), Ware et al.
patent: 5400283 (1995-03-01), Raad
patent: 5438545 (1995-08-01), Sim
patent: 5440260 (1995-08-01), Hayashi et al.
patent: 5457407 (1995-10-01), Shu et al.
patent: 5467473 (1995-11-01), Kahle et al.
patent: 5471591 (1995-11-01), Edmondson et al.
patent: 5473575 (1995-12-01), Farmwald et al.
patent: 5475642 (1995-12-01), Taylor
patent: 5481497 (1996-01-01), Yamauchi et al.
patent: 5483497 (1996-01-01), Mochizuki et al.
patent: 5497127 (1996-03-01), Sauer
patent: 5498990 (1996-03-01), Leung et al.
patent: 5506814 (1996-04-01), Hush et al.
patent: 5508638 (1996-04-01), Cowles et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5537352 (1996-07-01), Meyer et al.
patent: 5568077 (1996-10-01), Sato et al.
patent: 5574698 (1996-11-01), Raad
patent: 5576645 (1996-11-01), Farwell
patent: 5578941 (1996-11-01), Sher et al.
patent: 5581197 (1996-12-01), Motley et al.
patent: 5590073 (1996-12-01), Arakawa et al.
patent: 5619473 (1997-04-01), Hotta
patent: 5621690 (1997-04-01), Jungroth et al.
patent: 5627780 (1997-05-01), Malhi
patent: 5627791 (1997-05-01), Wright et al.
patent: 5631872 (1997-05-01), Naritake et al.
patent: 5636163 (1997-06-01), Furutani et al.
patent: 5636173 (1997-06-01), Schaefer
patent: 5636174 (1997-06-01), Rao
patent: 5638335 (1997-06-01), Akiyama et al.
patent: 5650971 (1997-07-01), Longway et al.
patent: 5655105 (1997-08-01), McLaury
patent: 5668763 (1997-09-01), Fujioka et al.
patent: 5694065 (1997-12-01), Hamasaki et al.
patent: 5737276 (1998-04-01), Shin et al.
patent: 5831929 (1998-11-01), Manning
patent: 5847577 (1998-12-01), Trimberger
patent: 5854911 (1998-12-01), Watkins
patent: 5870347 (1999-02-01), Keeth et al.
patent: 5923594 (1999-07-01), Voshell
patent: 0 450 871 A2 (1991-10-01), None
patent: 0 655 741 A2 (1995-05-01), None
patent: 0 680 049 A2 (1995-11-01), None
patent: 0 692 872 A2 (1996-01-01), None
patent: 2-112317 (1990-04-01), None
patent: 4-135311 (1992-08-01), None
patent: 5-136664 (1993-06-01), None
patent: 5-282868 (1993-10-01), None
patent: 97/03445 (1997-01-01), None
patent: 97/14289 (1997-04-01), None
patent: 97/15055 (1997-04-01), None
Anonymous, Descriptive literature entitled, “400MHz SLDRAM, 4M X 16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation,” SLDRAM Consortium Advanced Sheet, published throughtout the United States, pp.1-22.
Anonymous, “Draft Standard for a High-S
Keeth Brent
Manning Troy A.
Dorsey & Whitney LLP
Elms Richard
Micro)n Technology, Inc.
Nguyen Hien
LandOfFree
Multi-bank memory input/output line selection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-bank memory input/output line selection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bank memory input/output line selection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2521796