Static information storage and retrieval – Addressing
Reexamination Certificate
2007-11-06
2007-11-06
Phan, Trong (Department: 2827)
Static information storage and retrieval
Addressing
C365S051000, C365S063000, C365S205000
Reexamination Certificate
active
11379194
ABSTRACT:
A multi-bank memory device includes rows and columns of memory cores. Each row includes memory cores from one bank interleaved with memory cores from another bank. Banks in different rows can be simultaneously accessed.
REFERENCES:
patent: 5159572 (1992-10-01), Morton
patent: 5274788 (1993-12-01), Koike
patent: 5642323 (1997-06-01), Kotani et al.
patent: 5970016 (1999-10-01), Ohsawa
patent: 5973991 (1999-10-01), Tsuchida et al.
patent: 6067270 (2000-05-01), Hwang
patent: 6097660 (2000-08-01), Tsuchida et al.
patent: 6134172 (2000-10-01), Barth et al.
patent: 6166986 (2000-12-01), Kim
patent: 6310814 (2001-10-01), Hampel et al.
patent: 6310817 (2001-10-01), Kablanian
patent: 6335875 (2002-01-01), Ooishi
patent: 6418077 (2002-07-01), Naven
“Rambus Direct RDRAM 128/144-Mbit (256k×16/18×32s) Preliminary Information”, Document DL0059, V1.11,(Jun. 2000),pp. 1-66.
“Rambus Direct RDRAM 256/288-Mbit (1M×16/18×16d) Preliminary Information”, Document DL 0105, V1.1,(Aug. 2000),pp. 1-72.
Brown David R.
Shirley Brian M.
Micro)n Technology, Inc.
Phan Trong
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Multi-bank memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-bank memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bank memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3825109