Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1998-07-10
2000-05-16
Hoang, Huan
Static information storage and retrieval
Addressing
Plural blocks or banks
365 51, 365 63, 36518909, 365226, G11C 800
Patent
active
060646217
ABSTRACT:
A rectangular semiconductor substrate region is divided into regions arranged in a plurality of rows and columns, and memory array blocks are provided to surround a central region. The plurality of memory array blocks are divided into a plurality of banks. Peripheral regions on both sides of the rectangular semiconductor substrate region are used as regions for providing sense amplifier power supply circuits, and circuits for generating a voltage to be transmitted onto word lines are provided at the four corner regions of the central region. Thus, a large storage capacity semiconductor memory device operating stably at a high speed and with reduced power consumption can be implemented.
REFERENCES:
patent: 5838627 (1998-11-01), Tomishima et al.
patent: 5862096 (1999-01-01), Yasuda et al.
patent: 5894448 (1999-04-01), Amano et al.
patent: 5943285 (1999-08-01), Kohno
Amano Teruhiko
Arimoto Kazutami
Fujino Takeshi
Kinoshita Mitsuya
Kobayashi Mako
Hoang Huan
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Multi-bank clock synchronous type semiconductor memory device ha does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-bank clock synchronous type semiconductor memory device ha, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bank clock synchronous type semiconductor memory device ha will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-264712