Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – Having specific type of active device
Reexamination Certificate
2007-02-12
2010-10-12
Ho, Tu-Tu V (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
Having specific type of active device
C257S353000, C257S365000, C257S903000, C257SE27098, C716S030000
Reexamination Certificate
active
07812373
ABSTRACT:
A circuit array includes a plurality cells, wherein each cell has at least one group of odd fins. The cells may be arranged in a repeating pattern that includes mirror images of the pattern. A plurality of fin forming regions are provided about which the fins are formed for the dual fin and single fin transistors.
REFERENCES:
patent: 4125854 (1978-11-01), McKenny et al.
patent: 6867460 (2005-03-01), Anderson et al.
patent: 6924178 (2005-08-01), Beintner
patent: 6924560 (2005-08-01), Wang et al.
patent: 6967351 (2005-11-01), Fried et al.
patent: 6970373 (2005-11-01), Datta et al.
patent: 6977837 (2005-12-01), Watanabe et al.
patent: 2004/0099885 (2004-05-01), Yeo et al.
patent: 2005/0073060 (2005-04-01), Datta et al.
patent: 2005/0094434 (2005-05-01), Watanabe et al.
patent: 2005/0136582 (2005-06-01), Aller et al.
patent: 2006/0289945 (2006-12-01), Nii
patent: 2007/0077743 (2007-04-01), Rao et al.
patent: 2008/0042171 (2008-02-01), Mosler et al.
patent: 2008/0179682 (2008-07-01), Bauer et al.
Doyle, B , et al., “Tri Gate Fully Depleted SMOS Transistors: Fabrication, Design and Layout”,2003 Symposium on VLSI Technology, Digest of Technical Papers,(2003),2 pgs.
Yang, F.-L. , et al., “35 nm CMOS FinFETS”,2002 Symposium on VLSI Technology, Digest of Technical Papers,(2002),2 pgs.
Yu, B. , et al., “FinFET Scaling to 10 nm Gate Length”,Digest, International Electron Devices Meeting(IEDM '02), (2002),4 pgs.
Bauer Florian
von Arnim Klaus
Ho Tu-Tu V
Infineon - Technologies AG
Infineon Technologies Patent Department
LandOfFree
MuGFET array layout does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MuGFET array layout, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MuGFET array layout will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4220975