Pulse or digital communications – Bandwidth reduction or expansion – Television or motion video signal
Reexamination Certificate
2006-02-07
2006-02-07
Le, Vu (Department: 2613)
Pulse or digital communications
Bandwidth reduction or expansion
Television or motion video signal
C375S240150, C375S240250
Reexamination Certificate
active
06996174
ABSTRACT:
A digital video decoder system, method and article of manufacture are provided having integrated scaling capabilities for presentation of video in full size or a predetermined reduced size, while at the same time allowing for reduced external memory requirements for frame buffer storage. The integrated system utilizes an existing decimation unit to scale the decoded stream of video data when the system is in scaled video mode. Display mode switch logic oversees switching between normal video mode and scaled video mode, wherein the switching occurs without perceptual degradation of a display of the decoded stream of video data. Scaled decoded video frames are buffered in a frame buffer which is partitioned depending upon whether the digital video decoding system is in normal video mode or scaled video mode. In scaled video mode, the frame buffer accommodates both full size I and P frames, as well as scaled I, P & B frames. The full size I and P frames are used to support future decode operations, while the scaled I, P & B frames are retrieved for display.
REFERENCES:
patent: 5481297 (1996-01-01), Cash et al.
patent: 5532744 (1996-07-01), Akiwumi-Assani et al.
patent: 5557538 (1996-09-01), Retter et al.
patent: 5583572 (1996-12-01), Sumihiro
patent: 5598222 (1997-01-01), Lane
patent: 5598483 (1997-01-01), Purcell et al.
patent: 5621405 (1997-04-01), Park
patent: 5623311 (1997-04-01), Phillips et al.
patent: 5623314 (1997-04-01), Retter et al.
patent: 5825424 (1998-10-01), Canfield et al.
patent: 5973740 (1999-10-01), Hrusecky
patent: 6470051 (2002-10-01), Campisano et al.
patent: 6823016 (2004-11-01), Nguyen et al.
patent: 2001/0031009 (2001-10-01), Knee et al.
patent: 2001/0055339 (2001-12-01), Choi
patent: 2002/0176506 (2002-11-01), Ferreira et al.
patent: 2002/0196853 (2002-12-01), Liang et al.
patent: KPUPA 95-16348 (1995-06-01), None
Campisano Francesco A.
Cheney Dennis P.
Hrusecky David A.
Ngai Chuck H.
Svec Ronald S.
Heslin Rothenberg Farley & & Mesiti P.C.
International Business Machines - Corporation
Le Vu
Radigan, Esq. Kevin P.
Steinberg, Esq. William H.
LandOfFree
MPEG video decoder with integrated scaling and display... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MPEG video decoder with integrated scaling and display..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MPEG video decoder with integrated scaling and display... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3665617