Television – Bandwidth reduction system
Patent
1997-09-02
1999-02-23
Chin, Tommy P.
Television
Bandwidth reduction system
348719, 348715, 348416, 348415, 3488452, 3488453, 348411, H04N 712, H04N 1102
Patent
active
058749950
ABSTRACT:
A decoder for a video signal encoded according to the MPEG-2 standard processes either interlace scan signals or progressive scan signals by dynamically reconfiguring a single high-bandwidth memory. The memory is used to hold 1) the input bit-stream, 2) first and second reference frames used for motion compensated processing, and 3) image data representing a field that is currently being decoded. The decoder includes circuitry which stores and fetches the bit-stream data, fetches the reference frame data, stores the image data for the field that is currently being decoded in block format and fetches this image data for conversion to raster-scan format. This circuitry also detects whether the signal is in interlace or progressive format from the input data stream. When an interlace format signal is being decoded, the memory is partitioned in one configuration and when a progressive format signal is being decoded, the memory is partitioned in another configuration.
REFERENCES:
patent: 4698674 (1987-10-01), Bloom
patent: 4758881 (1988-07-01), Laspada
patent: 4766431 (1988-08-01), Kobayashi et al.
patent: 4825287 (1989-04-01), Baji et al.
patent: 5136662 (1992-08-01), Maruyama et al.
patent: 5239628 (1993-08-01), Hasebe et al.
patent: 5253041 (1993-10-01), Wine et al.
patent: 5298997 (1994-03-01), Manabe
patent: 5329365 (1994-07-01), Uz
patent: 5369444 (1994-11-01), Ersoz et al.
patent: 5373323 (1994-12-01), Kwon
patent: 5379351 (1995-01-01), Fandrianto et al.
patent: 5379356 (1995-01-01), Purcell
patent: 5386237 (1995-01-01), Knee
patent: 5398072 (1995-03-01), Auld
patent: 5442402 (1995-08-01), Sohn et al.
patent: 5479212 (1995-12-01), Kurobe et al.
patent: 5548709 (1996-08-01), Hannah et al.
patent: 5557538 (1996-09-01), Retter et al.
patent: 5576765 (1996-11-01), Cheney et al.
patent: 5579052 (1996-11-01), Artieri
patent: 5614952 (1997-03-01), Boyce et al.
patent: 5623314 (1997-04-01), Retter et al.
patent: 5675387 (1997-10-01), Hoogenboom et al.
M. Farmwald et al. "A Fast Path to One Memory", IEEE Spectrum, Oct. 1992, No. 10, New York European Search Report, Jun. 1998.
"Advanced Information", RDRAM Reference Manual, pp. 3-7 & 12.
"IBM MPEG-2 Decoder Chip User's Guide", IBM, Second Edition (Jun. 1994).
"MPEG-2/CCIR 601 Video Decoder", SGS-Thomson Microelectronics, pp. 1-84 (Jul. 1994).
Inoue Shuji
Naimpally Saiprasad V.
Chin Tommy P.
Matsuhita Electric Corporation of America
LandOfFree
MPEG video decoder having a high bandwidth memory for use in dec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MPEG video decoder having a high bandwidth memory for use in dec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MPEG video decoder having a high bandwidth memory for use in dec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-311643