Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Making plural separate devices
Reexamination Certificate
2007-07-10
2007-07-10
Ha, Nathan W. (Department: 2814)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Making plural separate devices
Reexamination Certificate
active
10769534
ABSTRACT:
Embodiments of the invention provide methods for mounting and dicing a double bumped wafer. For one embodiment, the thickness of the adhesive layer of a dicing tape is greater than the height of the bumps to which it is applied, such that the adhesive layer conforms to the bumps and distributes the pressure of a mounting roller more evenly. For one embodiment, the dicing tape has an adhesive layer approximately twice the thickness of the wafer bump to which it is applied. For one embodiment, a radiation sensitive adhesive is used that has a pre-radiation adhesive strength of approximately 200 grams/25 mm2and a post-radiation adhesive strength of approximately 2 grams/25 mm2. For one embodiment, a dual blade dicing process is employed that cuts into only a portion of the adhesive layer of the dicing tape in order to reduce adhesive blade loading.
REFERENCES:
patent: 6399464 (2002-06-01), Muntifering et al.
patent: 6420776 (2002-07-01), Glenn et al.
patent: 6511863 (2003-01-01), Farnworth et al.
patent: 6661080 (2003-12-01), Glenn et al.
patent: 6794273 (2004-09-01), Saito et al.
patent: 2002/0001688 (2002-01-01), Ueda et al.
patent: 2002/0161100 (2002-10-01), Kojima et al.
patent: 2003/0180987 (2003-09-01), Milla et al.
patent: 2004/0266139 (2004-12-01), Shibata
patent: 2005/0035462 (2005-02-01), Johnson
LandOfFree
Mounting and dicing process for wafers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mounting and dicing process for wafers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mounting and dicing process for wafers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3761491