Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1997-12-30
2000-07-11
Chauhan, Ulka J.
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
348716, G06F 1776, H04N 964
Patent
active
060880473
ABSTRACT:
A digital video presentation system is provided with hardware and software logic for mapping the picture data into buffer memory in a way that permits both the reading of motion vector compensated macroblocks of data and the reading of horizontal picture wide scan lines with a low number of memory page crossings. Preferably, the memory is a plurality of rows, for example 16 rows, wide. Preferably, 16 lines of 8-pixel (two 32 pixel wide column) line segments of 8.times.8 pixel blocks are stored in consecutive storage locations followed by the consecutive storage vertically adjacent line segments until one line segment is stored in each logical row of the memory. Then the next horizontally adjacent set of line segments of similarly stored until the right boundary of the picture is reached, then the each additional row of 16 lines of the picture similarly are stored until the bottom of the picture is reached. Each 16.times.16 pixel macroblock of data is stored on a single page; preferably, two horizontally adjacent macroblocks are stored on one page of memory. Each line of the picture is stored in contiguous locations on the same row of the memory. The motion compensation logic interprets motion vectors from the incoming data and calculates addresses for a macroblock of picture data by separating read commands into separate commands where a page boundary divides the macroblock into vertically adjacent rectangles. Memory controller logic further divides such rectangles where they cross boundaries between horizontally adjacent pages of the memory. One fixed address increment of 8 hex steps from line segment to vertically adjacent line segment while another fixed address increment of 80 hex steps horizontally from one 8 pixel line segment to the next, such as across a scan line of the picture.
REFERENCES:
patent: 5581310 (1996-12-01), Vinekar et al.
patent: 5596376 (1997-01-01), Howe
patent: 5675387 (1997-10-01), Hoogenboom et al.
patent: 5717461 (1998-02-01), Hoogenboom
patent: 5740340 (1998-04-01), Purcell et al.
patent: 5874995 (1999-02-01), Naimpally et al.
patent: 5883679 (1999-03-01), Iskarous et al.
patent: 5900865 (1999-05-01), Howe
patent: 5912676 (1999-06-01), Malladi et al.
Winzker et al., Architecture and Memory Requirements for Stand-Alone and Hierarchical MPEG 2 HDTV-Decoders with Synchronous DRAMs., 1995 IEEE International Symposium on Circuits and Systems (ISCAS), Seattle, vol. 1, Apr. 30, 1995, pp. 609-612.
Bose Subroto
Gadre Shirish C.
Ozcelik Taner
Paluch Edward J.
Reza Syed
Chauhan Ulka J.
Sony Corporation
Sony Electronics Inc.
LandOfFree
Motion compensated digital video decoding with buffered picture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Motion compensated digital video decoding with buffered picture , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Motion compensated digital video decoding with buffered picture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-547084