MOSFET Random access memory chip

Details MOSFET Random access memory chip MOSFET Random access memory chip

1982-07-27

1984-10-16

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307463, 365230, H03K 19096, H03K 19177

Patent

active

044777396

ABSTRACT:
A dynamic random access read/write memory having 4,096 binary storage cells is disclosed. The system utilizes a single set of six address input buffers and one decoder for both row and column address information. The memory array includes two 32.times.64 arrays of dynamic storage cells separated by a row of 64 sense amplifiers each having split sense buses or digit lines extending to each column of memory bits. The decoders are disposed along one edge of the array which is at right angles to the row of sense amplifiers. The column enable lines from the decoders extend through the memory array between parallel row enable lines and then turn and proceed as a different level of interconnect between parallel digit lines to select the addressed sense amplifiers. Each column enable line enables two sense amplifiers which simultaneously read data from two cells of the addressed row. The least significant bit of the six column address inputs is used to make the final one out of two selection of the sense amplifier and thus the cell from which data is to be read or in which data is to be written. The decoder includes circuit means for storing the decode signal identifying a selected row while subsequent column address signals are input to the chip and decoded by the same decoder. Row address data is first input through the six address pins to the chip; the six inputs are sampled and latched in six address buffers; and the six address inputs are then decoded so that a single row enable line is selected and held active dynamically. Then while data is read from all storage cells in the active row by the sense amplifiers, column address signals applied to the same input pins for the chip are sampled and latched in the same six address buffers, and decoded by the same decoder to select and hold a column enable line active.

REFERENCES:
patent: 3665473 (1972-05-01), Heimbigner
patent: 3718826 (1973-02-01), Donofrio et al.
patent: 3795898 (1974-03-01), Mehta et al.
patent: 3801964 (1974-04-01), Palfi et al.
patent: 4048629 (1977-09-01), Bormann
patent: 4087704 (1978-05-01), Mehta et al.

Affiliated with

Also associated with

Rating

MOSFET Random access memory chip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MOSFET Random access memory chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOSFET Random access memory chip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1947059