Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Patent
1994-01-14
1999-02-23
Guay, John
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
257519, 257647, 257648, 257374, H01L 2358
Patent
active
058747699
ABSTRACT:
A method is provided for a planar surface of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A conductive layer is formed over a substrate. A silicon nitride layer is formed over the conductive layer. A photoresist layer is then formed and patterned over the silicon nitride layer. The silicon nitride layer and the conductive layer are etched to form an opening exposing a portion of the substrate. The photoresist layer is then removed. The exposed substrate and a portion of the conductive layer exposed along the sidewalls in the opening are oxidized. An planarizing insulating layer such as spin-on-glass is formed over the silicon nitride layer and in the opening. The insulating layer is etched back to expose the silicon nitride wherein an upper surface of the insulating layer is level with an upper surface of the conductive layer. The silicon nitride layer is then removed. A planar silicide layer is then formed over the conductive layer.
REFERENCES:
patent: 4407696 (1983-10-01), Han et al.
patent: 4419813 (1983-12-01), Iwai
patent: 4842675 (1989-06-01), Chapman et al.
patent: 5073813 (1991-12-01), Morita et al.
patent: 5122473 (1992-06-01), Mazzali
IEEE Trans. on Electron Devices, vol. 38, No. 4, Apr. 1991, by Hayden et al., pp. 876-886, "A High-Performance Half-Micrometer Generation CMOS Technology for Fast SRAM's".
J. Electrochem. Soc., vol. 136, No. 12, Dec. 1989, by Guldi et al., pp. 3815-3820, "Characterization of Poly-Buffered LOCOS in Manufacturing Environment".
J. Electrochem. Soc., vol. 137, No. 6, Jun. 1990, by Lutz et al., pp. 1867-1870, "Field Oxide Thinning in Poly Buffer LOCOS Isolation with Active Area Spacing to 0.1 .mu.m".
IEEE Electron Device Letters, vol. 11, No. 11, Nov. 1990, by Sung et al., pp. 549-551, "Reverse L-Shape Sealed Poly-Buffer LOCOS Technology".
IEEE Trans. on Electron Device, vol. 38, No. 12, Dec. 1991, by Juengling et al., p. 2721, "Integration of Poly Buffered LOCOS and Gate Processing for Submicrometer Isolation Technique".
1980 IEDM 565ff, by Matsunaga et al., "Selective Polysilicon Oxidation Technology for Defect Free Isolation".
Bryant Frank Randolph
Chan Tsiu Chiu
Galanthay Theodore E.
Guay John
Jorgenson Lisa K.
Regan Christopher F.
STMicroelectronics Inc.
LandOfFree
Mosfet isolation structure with planar surface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mosfet isolation structure with planar surface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mosfet isolation structure with planar surface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-309896