Fishing – trapping – and vermin destroying
Patent
1991-06-06
1992-03-31
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 69, 437233, 357 233, H01L 21336
Patent
active
051008203
ABSTRACT:
A gate oxide layer, a polysilicon layer, and an oxidation-resistant layer are formed in sequence on a semiconductor substrate, the oxidation-resistant layer is patterned, then high-pressure oxidation is performed, oxidizing at least part of the polysilicon layer not covered by the oxidation-resistant layer and leaving, under the oxidation-resistant layer, a polysilicon gate electrode with tapered sides. The oxidized portions of the polysilicon layer are removed and two ion implantation steps are carried out with different accelerating energies and impurity doses, one step creating heavily-doped source and drain areas, the other step creating lightly-doped offset layers. The lightly-doped offset layers are at least partially located under the tapered sides of the gate electrode.
REFERENCES:
patent: Re32800 (1988-12-01), Han et al.
patent: 4160987 (1979-07-01), Dennard et al.
patent: 4503601 (1985-03-01), Chiao
patent: 4520553 (1985-06-01), Kraft
patent: 4616399 (1986-10-01), Ooka
patent: 4622096 (1986-11-01), Dil et al.
patent: 4775644 (1988-10-01), Szeto
patent: 4786609 (1988-11-01), Chen
R. Izawa et al.; "The Impact of Gate-Drain Overlapped LDD (Gold) for Deep Submicron VLSI'S"; 1987 IEDM Technical Digest, pp. 38-41.
Chaudhuri Olik
OKI Electric Industry Co., Ltd.
Wilczewski M.
LandOfFree
MOSFET fabrication process with lightly-doped drain using local does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOSFET fabrication process with lightly-doped drain using local , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOSFET fabrication process with lightly-doped drain using local will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2258878