MOS thin film transistor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

357 231, 357 2311, 357 49, H01L 2978, H01L 4902, H01L 2713

Patent

active

050087231

ABSTRACT:
Reduction of parasitic coupling capacitances which are otherwise formed between conventional NMOS transistor N type drain regions and the transistor's substrate and well regions is described by using a semiconductor-on-insulator (SOI) substrate and forming the NMOS transistor on a semiconductor (Si) substrate having a buried insulator forming a deep, lightly doped N type subsurface region beneath the conventional surface drain region (but not the source region) which contacts the buried insulator.

REFERENCES:
IEDM, 1987, "Novel Selective in Processing", Mieno et al, pp. 16-19, Dec. 198, Wash., D.C.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

MOS thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MOS thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS thin film transistor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-424786

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.