MOS speed-up circuit

Details MOS speed-up circuit MOS speed-up circuit

1975-01-02

1976-06-22

Hecker, Stuart N.

Communications: electrical

Digital comparator systems

307205, 340173CA, G11C 700, G11C 1124

Patent

active

039654605

ABSTRACT:
A speed-up circuit, which may be used to speed up the sensing of a bit-sense line of an MOS RAM, includes a crosscoupled latch circuit having an output suitable for coupling to an output circuit for the RAM. A plurality of bit-sense lines of the RAM storage array are coupled to load circuitry for one side of the latch circuit. When partial discharging of a bit-sense line by a selected memory cell occurs, the latch circuit switches state and provides feedback internal to the latch circuit and other feedback external to the latch circuit to aid the selected memory storage cell in discharging a bit-sense line much more rapidly than could have been achieved by the action of the selected storage cell alone, and also assures complete discharging of the bit-sense line, which avoids destroying stored data in the selected memory cell during a refresh cycle. The external feedback is coupled to discharge devices connected to the various bit-sense lines serving various sections of the memory array.

REFERENCES:
patent: 3765002 (1973-10-01), Basse
patent: 3774176 (1973-11-01), Stein et al.

Affiliated with

Also associated with

Rating

MOS speed-up circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MOS speed-up circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS speed-up circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2291429