MOS memory unit for serial information processing

Details MOS memory unit for serial information processing MOS memory unit for serial information processing

1994-02-10

1995-05-16

Popek, Joseph A.

Static information storage and retrieval

Floating gate

Particular biasing

36518912, 365221, G11C 1134, G11C 700

Patent

active

054167370

ABSTRACT:
The invention relates to a MOS memory unit for serial information processing, in particular a shift register stage with an EEPROM cell having a floating gate transistor. According to the prior art, the gate electrodes of all floating gate transistors of a memory unit have the same potential. The result is that two programming cycles must be performed for complete programming, entailing a high current consumption. In accordance with the invention, the drain electrode of the floating gate transistor is connected via an inverter stage to its gate electrode. This halves the total programming time and hence also the total programming current in comparison with the prior art.

REFERENCES:
patent: 3648066 (1972-03-01), Terman
patent: 5168463 (1992-12-01), Ikeda et al.

Affiliated with

Also associated with

Rating

MOS memory unit for serial information processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MOS memory unit for serial information processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS memory unit for serial information processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-643370