Coating processes – Electrical product produced – Integrated circuit – printed circuit – or circuit board
Patent
1980-10-27
1983-07-05
James, Andrew J.
Coating processes
Electrical product produced
Integrated circuit, printed circuit, or circuit board
357 59, 357 67, 357 71, 29571, 427 88, H01L 2702, H01L 2348, H01L 2946
Patent
active
043921507
ABSTRACT:
A partial silicide layer under a polycrystalline silicon (polysi) first level interconnect reduces the sheet resistance of the first level interconnect. The polysi insulates the silicide from possibly reactive materials and gases. Since the silicide is not deposited over contacts between the polysi and the substrate, conventional polysi/silicon ohmic contacts can be made.
REFERENCES:
patent: 3381182 (1968-04-01), Thornton
patent: 3537174 (1970-11-01), May
patent: 4291322 (1981-09-01), Clemens et al.
Crowder et al., 1 .mu.m MOSFET VLSI Technology-Part VII . . . , IEEE J of SSC, vol. SC-14, No. 2, Apr. 1979, pp. 291-293.
S. P. Murarka, Refractory Silicides for Low Resistivity Gates and Interconnects, 1979 IEEE, pp. 454-457.
James Andrew J.
National Semiconductor Corporation
Schulte Neil B.
Winters Paul J.
Woodward Gail W.
LandOfFree
MOS Integrated circuit having refractory metal or metal silicide does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS Integrated circuit having refractory metal or metal silicide, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS Integrated circuit having refractory metal or metal silicide will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1442737