MOS four-quadrant multiplier including the voltage-controlled-th

Details MOS four-quadrant multiplier including the voltage-controlled-th MOS four-quadrant multiplier including the voltage-controlled-th

1997-02-11

1998-06-30

Cunningham, Terry

Miscellaneous active electrical nonlinear devices, circuits, and

Specific input to output function

Combining of plural signals

327357, 327358, 327359, 327560, G06G 716

Patent

active

057740100

ABSTRACT:
A MOS four-quadrant multiplier for outputting a combined differential output current corresponding to the product of first and second differential input voltages has first and second two-quadrant multipliers each having a differential output. Each of the first and second two-quadrant multipliers has first and second pairs of transistors having sources connected in common to each other, and a third pair of transistors connected in cascode to the first pair of transistors as a load on the first pair of transistors. In each of the two-quadrant multipliers, the second pair of transistors has drains not cross-coupled to drains of the third pair of transistors, the second pair of transistors has gates connected to drains of the first pair of transistors, respectively, and the third pair of transistors has gates connected in common to each other at a node. The differential output current of each two-quadrant multiplier contains at least a drain current of the second pair of transistors. The differential outputs of the both two-quadrant multipliers are cross-coupled to each other to output a combined differential output current. The first differential input voltage is applied between the gates of the first pair of transistors, and the second differential input voltage is applied between the node of the first two-quadrant multiplier and the node of the second two-quadrant multiplier.

REFERENCES:
patent: 3689752 (1972-09-01), Gilbert
patent: 5107150 (1992-04-01), Kimura
patent: 5151625 (1992-09-01), Zarabadi et al.
patent: 5187682 (1993-02-01), Kimura
patent: 5396131 (1995-03-01), Miki et al.
patent: 5438296 (1995-08-01), Kimura
patent: 5448772 (1995-09-01), Grandfield
patent: 5523717 (1996-06-01), Kimura
patent: 5552734 (1996-09-01), Kimura
patent: 5576653 (1996-11-01), Kimura
patent: 5578965 (1996-11-01), Kimura
patent: 5581210 (1996-12-01), Kimura
K. Bult et al., "A CMOS Four-Quadrant Analog Multiplier," IEEE Journal of Solid-State Circuits, vol. SC-21, No. 3, Jun. 1986, pp. 338, 339, 344, 345, 478, and 479.
K. Kimura, "An MOS Four-Quadrant Analog Multiplier Based on the Multitail Technique Using a Quadritail Cell as a Multiplier Core," IEEE Transactions on Circuits and Systems --1:Fundamental Theory and Applications, vol. 42, No. 8, Aug. 1995, pp. 449-454.

Affiliated with

Also associated with

Rating

MOS four-quadrant multiplier including the voltage-controlled-th does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MOS four-quadrant multiplier including the voltage-controlled-th, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS four-quadrant multiplier including the voltage-controlled-th will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1863981