Communications: electrical – Digital comparator systems
Patent
1976-04-15
1977-08-16
Hecker, Stuart N.
Communications: electrical
Digital comparator systems
307205, 340347DD, G11C 800
Patent
active
040429156
ABSTRACT:
In an MOS dynamic random access memory, address input signals are received by individual comparator buffers which generate corresponding individual pairs of complementary address signals in response to respective ones of the input address signals. The pairs of complementary address signals are strobed from the buffers. Each pair of complementary address signals, as strobed from the individual buffers, diverge from a common potential to a pair of stable complementary address signals which are fed to an array of decoder circuits. Each decoder circuit includes an output line which is precharged to a predetermined potential and is selectively discharged in response to the decoded address signals via a plurality of parallel connected decoder transistors. Each decoder transistor includes a gate control electrode for controlling the conduction between first and second other terminals of the respective transistors. The first terminals are connected to the decoder output line. The pairs of complementary address signals are applied between the gate and second terminals of respective ones of the decoder transistors such that as the complementary address signals diverge sufficiently in amplitude to exceed the turn-on threshold of the individual decoder transistors, those transistors will be rendered conductive for discharging the output line of the respective decoded circuit. Thus, the timing for strobing of the decoder circuit is automatically obtained by the pairs of complementary output signals of the respective address buffers and these address signals need not be held at any predetermined voltage during precharging of the respective decoder output line.
REFERENCES:
patent: 3721964 (1973-03-01), Barrett et al.
Hecker Stuart N.
Higgins Willis E.
National Semiconductor Corporation
Woodward Gail W.
LandOfFree
MOS dynamic random access memory having an improved address deco does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS dynamic random access memory having an improved address deco, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS dynamic random access memory having an improved address deco will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-364109