Monolithically integrated circuit for relatively slow readout fr

Details Monolithically integrated circuit for relatively slow readout fr Monolithically integrated circuit for relatively slow readout fr

1980-06-30

1982-06-22

Fears, Terrell W.

Facsimile and static presentation processing

Facsimile

Recording apparatus

365183, 357 24, G11C 1140

Patent

active

043365574

ABSTRACT:
A monolithically integrated circuit for relatively slow readout of a two-dimensional image sensor and transfer of separate signal charge packets and noise charge packets from the image sensor to a pair of charge transfer devices has first and second intermediate memories for respectively storing the signal and noise charge packets which are connected to clock pulse voltages for successively transferring the packets to the charge transfer devices. An output stage connected to the charge transfer devices contains a difference circuit for subtracting the noise signal from the total signal to generate a readout representing only the signal generated by incident radiation on the sensor.

REFERENCES:
patent: 4117514 (1978-09-01), Terui et al.

Affiliated with

Also associated with

Rating

Monolithically integrated circuit for relatively slow readout fr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Monolithically integrated circuit for relatively slow readout fr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Monolithically integrated circuit for relatively slow readout fr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-655568