Oscillators – Relaxation oscillators
Patent
1989-09-01
1991-01-22
Miller, Stanley D.
Oscillators
Relaxation oscillators
331 14, 331 25, 307511, H03L 700, G01R 100
Patent
active
049873733
ABSTRACT:
A phase-locked loop (PLL) circuit, manufacturable using standard integrated circuit technology, includes a sampled-data phase detector, a sampled-data loop filter for filtering the output of the phase detetector, a voltage controlled oscillator driven by the output of the loop filter, and a frequency divider in the feedback loop. A clock circuit generates reference signals needed by the other circuit components. The sampled-data phase detector, under the control of two clocks of differing frequencies, derives a phase error signal through the use of discrete-time analog integration of its input signal. When the PLL is in lock, this phase detector outputs valid phase error signal at discrete time intervals. The gain of the phase detector is proportional to a ratio of capacitor values, a ratio of frequencies, and a reference voltage, all of which can be made substantially independent of variations in temperature and semiconductor processing. A separate frequency acquisition circuit is used to prevent false locking of the PLL on an erroneous frequency. The outputs of this frequency acquisition circuit are fed to the loop filter by a switched-capacitor circuit arrangement that automatically removes the frequency acquisition circuit from the feedback loop once frequency acquisition has been achieved. The sampled-data loop filter emulates the response of continuous-time filters by replacing resistors with switched capacitors. The loop filter response is, to first order, a function only of capacitor ratios and the frequency of a reference clock.
REFERENCES:
patent: 4034310 (1977-07-01), Coe
patent: 4122404 (1978-10-01), Fuhrman
patent: 4375693 (1983-03-01), Kuhn
patent: 4642489 (1987-02-01), Wilcox
patent: 4652834 (1987-03-01), McAdam
patent: 4743857 (1988-05-01), Childers
patent: 4780759 (1988-10-01), Matsushima et al.
patent: 4801896 (1989-01-01), Phillips et al.
patent: 4888564 (1989-12-01), Ishigaki
patent: 4918403 (1990-04-01), Martin
Best, Roland E., Phase-Locked Loops, Theory, Design and Applications, McGraw-Hill, pp. 7-14 (1984).
Egan, William, Frequency Synthesis by Phase Lock, John Wiley & Sons, Chapters 5 and 7 (1981).
Giebel, B., Lutz, J., and O'Leary, P. L., "Digitally Controlled Oscillator," IEEE Journal of Solid State Circuits vol. 24, No. 6, pp. 640-645 (Jun. 1989).
Gregorian, R., Martin, K. W., Temes, G. C., "Switched-Capacitor Circuit Design," Proceedings of the IEEE, vol. 71, No. 8, pp. 941-966 (Aug. 1983).
Jacobs, G. M., Allstat, D. J. Brodersen, R. W., Gray, P. R., "Design Techniques for MOS Switched Capacitor Ladder Filter," IEEE Trans. Circuits & Syst. vol. CAS-25, #12, pp. 1014-1021, Dec. 1978.
Signetics HCMOS Products Specifications, 74HC/HCT7046A, pp. 7-961 et seq. (Jul. 28, 1988).
Chrontel, Inc.
Miller Stanley D.
Nguyen Yen
LandOfFree
Monolithic phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Monolithic phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Monolithic phase-locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1556863