Module for interconnecting integrated circuits

Details Module for interconnecting integrated circuits Module for interconnecting integrated circuits

1989-12-13

1991-11-19

Laroche, Eugene R.

357 70, 357 81, H01L 2348

Patent

active

050670042

ABSTRACT:
An arrangement for interconnecting high density signals of integrated circuits provides minimal cross-talk, low noise and controlled impedance. A thermally conductive baseplate is used to support integrated circuit die in a multi-layered substrate. The integrated circuit die are thermally coupled to the baseplate, and the multi-layered substrate includes apertures therethrough for receiving the integrated circuit die. Tape automated bonding is used to connect leads on the integrated circuit die with conductors disposed on layers in the substrate. Other aspects of the arrangement include providing a power flex-connector and a signal flex-connector to connect the multi-layered substrate to an external power source and to a printed circuit board, respectively. To further minimize noise interference, the multi-layered substrate includes separate power and ground layers which are adjacent to one another.

REFERENCES:
patent: 3629787 (1971-12-01), Wilson
patent: 4320438 (1982-03-01), Ibrahim et al.
patent: 4490690 (1984-12-01), Suzuki
patent: 4551746 (1985-11-01), Gilbert et al.
patent: 4560962 (1985-12-01), Barrow
patent: 4688152 (1987-08-01), Chia
patent: 4692839 (1987-09-01), Lee et al.
patent: 4739448 (1988-04-01), Rowe et al.
patent: 4744007 (1988-05-01), Watari et al.
patent: 4744008 (1988-05-01), Black et al.
patent: 4754371 (1988-06-01), Nitta et al.
patent: 4755866 (1988-07-01), Marshall et al.
patent: 4770897 (1988-09-01), Wu
patent: 4781775 (1988-11-01), Reed et al.
patent: 4812191 (1989-03-01), Ho et al.
patent: 4843191 (1989-06-01), Thomas
patent: 4914551 (1990-04-01), Anschel et al.
R. J. Jensen et al., "Copper Polyimide Materials System for High Performance Packaging", 1984, pp. 73-81.
"Technology and Design for High Speed Digital Components in Advanced Applications", IEEE, 1983.
Semiconductor International, Jan. 1985, p. 20.

Affiliated with

Also associated with

Rating

Module for interconnecting integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Module for interconnecting integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Module for interconnecting integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1373881