Module and architecture for generating real-time,...

Details Module and architecture for generating real-time,... Module and architecture for generating real-time,...

2007-10-25

2011-10-25

Cho, Hong (Department: 2467)

Pulse or digital communications

Bandwidth reduction or expansion

Television or motion video signal

C375S240210

Reexamination Certificate

active

08045613

ABSTRACT:
A module for generating real-time, multiple-resolution video streams and the architecture thereof are disclosed. A module for generating multiple-resolution video streams as well as the architecture thereof for use with a video encoder includes a system bus, an external memory and a main processor. The main processor and the external memory are coupled to the system bus. The main processor includes a microprocessor, a main arithmetic unit and a secondary arithmetic unit. By applying the present invention, a less time-consuming arithmetic module can synchronously perform together with a more time-consuming arithmetic module, thereby reducing idle time and increasing hardware efficiency and parallelism.

REFERENCES:
patent: 6122318 (2000-09-01), Yamaguchi et al.
patent: 6356589 (2002-03-01), Gebler et al.
patent: 6867714 (2005-03-01), Song et al.
patent: 7027507 (2006-04-01), Wu
patent: 7170932 (2007-01-01), Vetro et al.
patent: 2006/0013310 (2006-01-01), Lee et al.
patent: 2007/0297507 (2007-12-01), Kim
patent: 2008/0037628 (2008-02-01), Boyce et al.

Affiliated with

Also associated with

Rating

Module and architecture for generating real-time,... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Module and architecture for generating real-time,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Module and architecture for generating real-time,... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4284027