Radiation imagery chemistry: process – composition – or product th – Radiation modifying product or process of making – Radiation mask
Reexamination Certificate
1999-11-22
2001-04-03
Rosasco, S. (Department: 1756)
Radiation imagery chemistry: process, composition, or product th
Radiation modifying product or process of making
Radiation mask
C430S394000
Reexamination Certificate
active
06210843
ABSTRACT:
FIELD OF INVENTION
The field of the invention relates to semiconductor manufacturing lithography technology, and more specifically, to a technique designed to improve critical dimension control.
BACKGROUND OF THE INVENTION
The various conducting lines and other features found within a semiconductor chip are created by lithographic means. That is, light is passed through a mask work focused onto a semiconductor substrate surface coated with a resist. The mask contains opaque and transparent areas such that, for negative resists, opaque regions correspond to the desired features formed on the semiconductor wafer surface, such as transistor gates or metal interconnection lines. Alternatively, if a positive resist is used, the transparent regions correspond to the desired features.
The critical dimension of a semiconductor process is used to refer to the smallest achievable dimension for the process. Currently, a horizontal critical dimension of modern semiconductor devices is about 0.13-0.25 micron (&mgr;m). The projection optics of today's most advanced exposure tools reduce the optical image from the mask by approximately 4:1. Thus, the critical dimension of today's leading edge masks is approximately 0.52 to 1.0 um (4×0.13 to 0.25=0.52 to 1.0).
A problem with masks is the variation of the mask's critical dimension at the outer edge of a die pattern. That is, as shown in
FIG. 1
, a mask
100
typically has a central area
101
having the various features formed on the semiconductor die. This central area
101
is also referred to as a die pattern, an active area, an active device area or the like. The area outside the active device area, referred to as the inactive area
102
, is largely unused space. For the most part, the most meaningful features on the mask are those that help create the features on the silicon chip which are within the active area
101
. Typically, alignment features
103
a-d
used for mask alignment purposes are the main features used within the inactive area
102
.
It has been observed that the smallest achievable feature size, e.g. a critical dimension, on the mask increases at the outer edge
104
of the active area
101
. For example,
FIG. 2
a
shows the variation
200
of a mask's Final Check Critical Dimension (FCCD) with the mask's radius. From
FIG. 2A
, toward the outer edge of the active area
201
, approximately 55000 &mgr;m from the mask's center in this example, there is a sharp increase in the critical dimension range from approximately 0.910-0.940 &mgr;m to 0.950-0.965 &mgr;m.
This sharp increase in the critical dimension range usually affects features commonly referred to as metro cells. Metro cells
202
are a set of features used for the alignment of a lithographic stepper. As metro cells are usually placed near the outer edge of the active area
104
(referring briefly back to FIG.
1
), metro cells
202
tend to be more distorted than other features. Thus
FIG. 2
a
shows the critical dimension of the metro cells
202
within an undesired 0.950-0.965 &mgr;m critical dimension range.
FIG. 2
b
shows a scanning electron microscope (SEM) photograph of an inner feature edge
203
that is within a mask's active device area (
101
of
FIG. 1
) and sufficiently far from the active device area edge (
104
of FIG.
1
).
FIG. 2
c
shows an SEM photograph of a metro cell edge
204
from the same mask as that shown in
FIG. 2
b
. The loss of critical dimension control is seen by comparison of
FIG. 2
b
with
FIG. 2
c
. The metro cell's edge
204
is substantially more sloped than the inner feature edge
203
. This results in a larger metro cell
202
critical dimension.
The inability to keep the metro cell's critical dimension within a normal range such as 0.910-0.940 &mgr;m results in manufacturing inefficiencies. Specifically, the mask has to be manually or custom exposed in order to compensate for the distortion to the metro cell. This custom exposure procedure slows down the manufacturing process resulting in added expense, such as through wasted time. If the metro cell critical dimension could be manufactured within the same range as the features within the active area, the custom exposure procedure may be eliminated resulting in substantial savings to current manufacturing costs.
Various reasons are postulated for the variation in critical dimension (CD) at the peripheral regions of a photomask. Among them are resist thickness non-uniformity, resist develop rate/profile non-uniformity, and etch loading effects. Thus, prior research has concentrated on resist develop analysis and plasma etching.
SUMMARY OF THE INVENTION
A method of forming a photomask having an active device area and an inactive area is disclosed. First, a resist layer is deposited on a mask substrate having a transparent layer and an opaque layer. Then, the resist layer is selectively irradiated on the active device area to produce features within the active device area. The resist layer is also selectively irradiated on at least a portion of the inactive area.
REFERENCES:
patent: 5728507 (1998-03-01), Rhoades et al.
patent: 6027865 (2000-02-01), Andoh
Chen Fred T.
Farnsworth Jeff N.
Labovitz Steven
Tezuka Yoshihiro
Tsai Wilman
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Rosasco S.
LandOfFree
Modulation of peripheral critical dimension on photomask... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modulation of peripheral critical dimension on photomask..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modulation of peripheral critical dimension on photomask... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2447083