Modular semiconductor workpiece processing tool

Details Modular semiconductor workpiece processing tool Modular semiconductor workpiece processing tool

2001-03-16

2002-08-27

Graybill, David E. (Department: 2814)

Metal working

Barrier layer or semiconductor device making

C414S941000

Reexamination Certificate

active

06440178

ABSTRACT:

TECHNICAL FIELD
The present invention relates to tools for performing liquid and gaseous processing of semiconductor workpieces, and more particularly to tools which process semiconductor workpieces requiring low contaminant levels.
BACKGROUND OF THE INVENTION
Semiconductor workpieces, such as wafers and the like, are the subject of extensive processing to produce integrated circuits, data disks and similar articles. During such processing it is often necessary to treat a particular workpiece or workpiece surface with either gaseous or liquid chemicals. Such treatment allows for films or layers of material to be deposited or grown on a workpiece surface. One method of accomplishing this is to expose the particular workpiece to desired processing environments in which desired chemicals are present to form or grow such films or layers. Some processing regimes involve moving the workpiece within the processing environment to effectuate film or layer coverage.
It has been increasingly desirable to minimize the size of features in integrated circuits during such processing to provide circuits having reduced size and increased integration and capacity. However, the reduction in feature size of such circuits is limited by contaminants such as particles, crystals, metals and organics which can cause defects and render the circuit inoperational. These limitations in feature size caused by contaminants have prevented utilization of full resolution capability of known processing techniques.
It is therefore highly desirable to conduct such semiconductor workpiece processing within a regulated environment which preferably involves some type of automated or computer controlled processing. The regulated environment has minimal human contact to provide a low contaminant environment. Providing a regulated environment reduces the chances of an inadvertent contamination which could render the workpiece useless.
Therefore, an increased need exists for providing a processing environment which adequately performs semiconductor workpiece processing steps in the presence of minimal contaminants.


REFERENCES:
patent: 3968885 (1976-07-01), Hassan et al.
patent: 4431361 (1984-02-01), Bayne
patent: 4449885 (1984-05-01), Hertel et al.
patent: 4693017 (1987-09-01), Oehler et al.
patent: 4800818 (1989-01-01), Kawaguchi et al.
patent: 4864239 (1989-09-01), Casarcia et al.
patent: 4924890 (1990-05-01), Giles et al.
patent: 4962726 (1990-10-01), Matsushita et al.
patent: 5026239 (1991-06-01), Chiba et al.
patent: 5054988 (1991-10-01), Shiraiwa
patent: 5055036 (1991-10-01), Asano et al.
patent: 5083364 (1992-01-01), Olbrich et al.
patent: 5110248 (1992-05-01), Asano et al.
patent: 5125784 (1992-06-01), Asano
patent: 5168886 (1992-12-01), Thompson
patent: 5168887 (1992-12-01), Thompson et al.
patent: 5172803 (1992-12-01), Lewin et al.
patent: 5174045 (1992-12-01), Thompson et al.
patent: 5178639 (1993-01-01), Nishi
patent: 5180273 (1993-01-01), Sakaya et al.
patent: 5183377 (1993-02-01), Becker et al.
patent: 5186594 (1993-02-01), Toshima et al.
patent: 5232511 (1993-08-01), Bergman
patent: 5235995 (1993-08-01), Bergman et al.
patent: 5238500 (1993-08-01), Bergman
patent: 5252137 (1993-10-01), Tateyama et al.
patent: 5301700 (1994-04-01), Kamikawa et al.
patent: 5332445 (1994-07-01), Bergman
patent: 5377708 (1995-01-01), Bergman et al.
patent: 5388945 (1995-02-01), Garric et al.
patent: 5442416 (1995-08-01), Tateyama et al.
patent: 5445484 (1995-08-01), Kato et al.
patent: 5460478 (1995-10-01), Akimoto et al.
patent: 5464313 (1995-11-01), Ohsawa
patent: 5500081 (1996-03-01), Bergman
patent: 5527390 (1996-06-01), Ono et al.
patent: 5544421 (1996-08-01), Thompson et al.
patent: 5571325 (1996-11-01), Ueyama et al.
patent: 5575611 (1996-11-01), Thompson et al.
patent: 5639206 (1997-06-01), Oda et al.
patent: 5658387 (1997-08-01), Reardon et al.
patent: 5660517 (1997-08-01), Thompson et al.
patent: 5664337 (1997-09-01), Davis et al.
patent: 5678320 (1997-10-01), Thompson et al.
patent: 5700127 (1997-12-01), Harada et al.
patent: 0 452 939 (1991-04-01), None
patent: 0 047 132 (1992-10-01), None
patent: 0 582 019 (1994-09-01), None
patent: 2 217 107 (1989-10-01), None
patent: 64-48442 (1989-02-01), None
patent: 4-144150 (1992-05-01), None
patent: 5-146984 (1993-06-01), None
patent: WO 95/06326 (1995-03-01), None

Affiliated with

Also associated with

Rating

Modular semiconductor workpiece processing tool does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Modular semiconductor workpiece processing tool, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modular semiconductor workpiece processing tool will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2945160