Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2000-09-28
2003-02-04
Nguyen, Vinh P. (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S1540PB
Reexamination Certificate
active
06515499
ABSTRACT:
FIELD OF THE INVENTION
The invention relates generally to automatic test equipment for testing semiconductor devices, and more particularly a tester interface module for electrically coupling a semiconductor tester to a handling device.
BACKGROUND OF THE INVENTION
Automatic test equipment, commnonly referred to as a semiconductor tester, provides a critical role in the manufacture of semiconductor devices. The equipment enables the functional test of each device both at the wafer stage and the packaged-device stage. By verifying device operability and performance on a mass-production scale, device manufacturers are able to command premium prices for quality products.
One convention al type of automatic test system includes a computer-driven test controller and a test head connected electrically to the controller by a heavy-duty multi-cable. A manipulator mechanically carries the test head. The test head generally includes a plurality of channel cards that mount the pin electronics necessary to generate the test signals or patterns to each I/O pin or contact of one or more devices-under-test (DUTs).
One of the primary purposes of the test head is to place the channel card pin electronics as close to the DUT as practicable to minimize the distance that signals must propagate therebetween. The length and construction of the signal path intefaceing the test head to the DUT, commonly referred to as a tester interface, directly affects signals delays and signal losses. Consequently, tester interface schemes that interconnect the pin electronics to the DUT play an important role in the achievable accuracy of a semiconductor tester.
With reference to
FIG. 1
, one conventional high performance tester interface includes a connector module
12
that houses the terminations for a plurality of coaxial cables
14
. The signal conductor (not shown) for each cable couples to a compliant spring-biased contact, more commonly known as a pogo pin
16
, while each cable shield couples to the signal pogo barrel. The signal pogo barrel connects, in a side-stepped fashion, to the module
12
as a ground connection. A ground pogo pin assembly
18
connects to the signal pogo barrel to continue the ground path through to a device-interface-board (DIB, not shown). Typically, a plurality of ground paths surround each signal path to minimize high frequency interference.
While the conventional pogo-based tester interface described above works well for its intended applications, one of the drawbacks is a practical bandwidth barrier of around 1 GHz. At such high frequencies, the signal path characteristics emulate transmission lines, generally requiring matched 50-ohm environments. Deviations from the 50-ohms often cause signal degradations that lead to timing inaccuracies and the like. Inaccuracy in the tester may improperly fail devices that perform near threshold levels.
Conventional interface signal path constructions, such as that described above, generally employ numerous connections and discontinuities that affect the characteristic impedance. These constructions often cause reflections at high frequencies that substantially degrade signals at frequencies around 1 GHz. Consequently, for high speed and high accuracy testing of semiconductor devices at and above the 1 GHz range, conventional pogo-pin interface schemes are disfavored.
Conventional pogo pins also present density problems for high channel count testers. For instance, it's generally recognized that to test each pin of a 1024-pin semiconductor device, the tester should have at least 1024 channels (one channel for each pin). Such a high number of signal channels also requires ground and power connections, often resulting in over six-thousand connections for interfacing between the tester and the DUT. With a typical center-to-center spacing of around 0.150 inches, the achievable density or “pitch” of six thousand conventional pogo pins would require an undesirably large DIB. This is unacceptable to many semiconductor device manufacturers that require very efficient “footprints” to maximize available clean-room space. Moreover, this would also require long traces on the DIB to route signals to and from the DUT.
One proposal for a tester interface that avoids the use of conventional pogo pins is disclosed in U.S. Pat. No. 5,944,548 to Saito. The patent discloses a floating coaxial connector scheme that employs an intermediately disposed mount member formed with an oversized opening. The opening receives a spring member and biases a female connector for mating with a male connector. The opening is formed to allow for slight pivoting of the mated coaxial connectors, allegedly minimizing the difficulty in making a standard connection.
While this construction appears beneficial for its intended application, the implementation of relatively large coaxial connectors for each tester channel at the probecard end fails to address the problems noted above regarding channel density and overall tester footprint size.
What is needed and heretofore unavailable is a tester interface that avoids the use of conventional pogo pins and provides high bandwidth signal performance while maximizing tester channel density. These capabilities in turn are believed to minimize the costs attributable to semiconductor device testing. The tester interface module of the present invention satisfies these needs.
SUMMARY OF THE INVENTION
The tester interface module of the present invention provides high accuracy semiconductor device testing for high bandwidth applications while maximizing channel density and substantially improving tester interface reliability. This correspondingly results in lower test costs and higher tester performance.
To realize the foregoing advantages, the invention in one form comprises a tester interface assembly for coupling a plurality of tester electronic channels to a device-interface-board. The tester interface assembly includes at least one harness assembly having a plurality of coaxial cables, each cable including a body having a center conductor and a shield. The shield is formed coaxially around the center conductor and separated therefrom by a layer of dielectric. Each cable further includes a distal tip formed substantially similar to the body and including respective formed conductive pads disposed on the distal extremities of the center conductor and the shield. The harness employs a housing formed with an internal cavity for receiving and securing the cable distal ends in close-spaced relationship such that the distal tips form an interface engagement plane. A compliant interconnect is interposed between the harness assembly and the device-interface-board, and includes a plurality of conductors formed to engage the cable distal ends along the engagement plane.
In another form, the invention comprises a coaxial cable for transmitting high frequency signals. The coaxial cable includes a body having a center conductor and a shield formed coaxially around the center conductor and separated from the center conductor by a layer of dielectric. A distal tip is formed substantially similar to the body wherein the dielectric includes an annular layer of electro-static-discharge polymer.
In yet another form, the invention comprises a method of interfacing a plurality of tester channels to a device-interface-board (DIB). The method includes the steps of routing a plurality of coaxial cables from the tester pin electronics to the DEB and interposing a compliant interconnect between the coaxial cables and the DIB.
Other features and advantages of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.
REFERENCES:
patent: 5092774 (1992-03-01), Millan
patent: 5148103 (1992-09-01), Pasiecznik, Jr.
patent: 5635846 (1997-06-01), Beaman et al.
patent: 6198297 (2001-03-01), Riccioni
patent: 06003371 (1994-11-01), None
Becker Jonathan M.
Behziz Arash
Castellano Derek
LeColst Arthur E.
Parrish Frank
Kreisman Lance
Nguyen Vinh P.
Teradyne, Inc.
LandOfFree
Modular semiconductor tester interface assembly for high... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modular semiconductor tester interface assembly for high..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modular semiconductor tester interface assembly for high... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3174624