Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2004-11-02
2009-06-02
Mai, Tan V (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S409000
Reexamination Certificate
active
07543010
ABSTRACT:
A modular pipeline algorithm and architecture for computing discrete Fourier transforms is described. For an N point transform, two pipeline √{square root over (N)} point fast Fourier transform (FFT) modules are combined with a center element. The center element contains memories, multipliers and control logic. Compared with standard N point pipeline FFTs, the modular pipeline FFT maintains the bandwidth of existing pipeline FFTs with reduced dynamic power consumption and reduced complexity of the overall hardware pipeline.
REFERENCES:
patent: 3965342 (1976-06-01), Constant
patent: 4085441 (1978-04-01), Fagan
patent: 4139897 (1979-02-01), Gardner et al.
patent: 4534009 (1985-08-01), McGee
patent: 4547862 (1985-10-01), McIver et al.
patent: 4689762 (1987-08-01), Thibodeau, Jr.
patent: 4763290 (1988-08-01), Cowen
patent: 5028877 (1991-07-01), Muller et al.
patent: 5038311 (1991-08-01), Monastra et al.
patent: 5163017 (1992-11-01), Wong et al.
patent: 5293330 (1994-03-01), Sayegh
patent: 5365470 (1994-11-01), Smith
patent: 5430667 (1995-07-01), Takano
patent: 5491652 (1996-02-01), Luo et al.
patent: 5890098 (1999-03-01), Kozaki et al.
patent: 6035313 (2000-03-01), Marchant
patent: 6081821 (2000-06-01), Hopkinson et al.
patent: 6115728 (2000-09-01), Nakai et al.
patent: 6247034 (2001-06-01), Nakai et al.
patent: 6330580 (2001-12-01), Giaume et al.
patent: 6430587 (2002-08-01), Orling
patent: 6434583 (2002-08-01), Dapper et al.
patent: 6477554 (2002-11-01), Aizenberg et al.
patent: 6490672 (2002-12-01), Aizenberg et al.
patent: 6549925 (2003-04-01), Amrany et al.
patent: 7164723 (2007-01-01), Sunwoo
patent: 2004/0128334 (2004-07-01), Schuepbach
Ayman M. El-Khashad and Earl E. Swartzlander, Jr., “An Architecture for a Radix-4 Modular Pipeline Fast Fourier Transform,” IEEE International Conference on Application-Specific Systems, Architectures, and Processors, Jun. 24-26, 2003, pp. 378-388.
Ayman M. El-Khashad and Earl E. Swartzlander, Jr., “A Modular Pipelined Implementation of Large Fast Fourier Transforms,” The Thirty-Sixth Asilomar Conference on Signals, Systems & Computers, Nov. 306, 2002, pp. 995-999.
Steven M. Currie et al., “Implementation of a Single Chip, Pipelined, Complex, One-Dimensional Fast Fourier Transform in 0.25 um Bulk CMOS,” The IEEE International Conference on Application-Specific Systems, Architectures, and Processors, Jul. 17-19, 2002, 335-343.
Earl E. Swartzlander, Jr., “VLSI Signal Processing Systems,” Chapter 6, Kluwer Academic Publishers, 1986, pp. 117-139.
Herbert L. Groginsky and George A. Works, “A Pipeline Fast Fourier Transform,” IEEE Transactions on Computers, vol. C-19, No. 11, Nov. 1970, pp. 1015-1019.
Ben Gold and Theodore Bially, “Parallelism in Fast Fourier Transform Hardware,” IEEE Trans. Audio Electroacoust., vol. AU-21, pp. 5-16, Feb. 1973, pp. 549-560.
M. Hasan and T. Arslan, “Scheme for reducing size of coefficient memory in FFT processor,”Electronics Letters, vol. 38, No. 4, pp. 163-164, 2002.
B.C. McKinney and F.E. Guibaly, “A multiple-access pipeline architecture for digital signal processing,”IEEE Transactions on Computers, vol. 37, No. 3, pp. 283-290, 1988.
J.W. Cooley and J.W. Tukey, “An algorithm for the machine calculation of complex Fourier series,”Math Comput., vol. 19, pp. 297-301, 1965.
D. Cohen, “Simplified control of FFT hardware,”IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. ASSP-24, pp. 577-579, 1976.
E.E. Swartzlander, Jr., “High speed micro signal processor study,” Tech. Rep. AFAL-TR-77-63, Air Force Avionics Laboratory, Air Force Systems Command-Wright-Patterson AFB, pp. 1-145, Mar. 1977.
D.L. Jones and H.V. Sorensen, “A bus-oriented multiprocessor fast Fourier transform,”IEEE Transactions on Signal Processing, vol. 39, No. 11, pp. 2547-2552, 1991.
S. Yu and E.E. Swartzlander, Jr. “A pipelined architecture for the multidimensional DFT,”IEEE Transactions on Signal Processing, vol. 49, No. 9, pp. 2096-2102, 2001.
G. Szedo, V. Yang and C. Dick, “High-performance FFT processing using reconfigurable logic,”Conference Record of the Thirty-Fifth Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 1353-1356. 2001.
B.M. Baas, “A low-power high-performance 1024-point FFT processor,”IEEE Journal of Solid-State Circuits, vol. 34, pp. 380-387, Mar. 1999.
M. Vergara, M. Strum, W. Eberle and B. Gyselinckx, “A 195KFFT/s (256-points) high performance FFT/IFFT processor for OFDM applications,”Proceedings of the Telecommunications Symposium, vol. 1, pp. 273-278, 1998.
B.S. Kim and L. Kim, “Low power pipelined FFT architecture for synthetic aperture radar signal processing,”Proceedings of the 39thMidwest Symposium on Circuits and Systems, pp. 1367-1370, vol. 3, 1996.
Y. Ma, “An effective memory addressing scheme for FFT processors,”IEEE Transactions on Signal Processing, vol. 47, No. 3, pp. 907-911, Mar. 1999.
M. Hasan and T. Arslan, “Coefficient memory addressing scheme for high performance FFT processors,”Electronics Letters, vol. 37, No. 22, pp. 1322-1324, 2001.
M.C. Pease, “Organization of large scale Fourier processors,”JACM, vol. 16, No. 3, pp. 474-482, 1969.
L.G. Johnson, “Conflict free memory addressing for dedicated FFT hardware,”IEEE Trans. Circuits System II, vol. 39, No. 5, pp. 312-316, May 1992.
Y. Ma and L. Wanhammar,“A hardware efficient control of memory addressing for high-performace FFT processors,”IEEE Transactions on Signal Processing, vol. 48, pp. 917-921, Mar. 2000.
B.M. Baas, “An energy efficient single-chip FFT processor,”Proceedings of the Symposium on VLSI Circuits, pp. 164-165, Jun. 1996.
B.M. Bass, “A 9.5mw 330 μsec 1024-point FFT processor,”Proceedings of the Custom Integrated Circuit Conference, pp. 127-130, 1998.
J. Vanderkooy and S.P. Lipshitz, “Dither in digital audio,”Journal of Audio Engineering Society, vol. 35, No. 12, pp. 966-975, Dec. 1987.
M.F. Wagdy, “Effect of various dither forms on quantization errors of ideal a/d converters,”IEEE Transactions on Instrumentation and Measurement, vol. 38, No. 4, pp. 850-855, Aug. 1989.
F. Harris, “On the use of windows for harmonic analysis with the discrete Fourier transform,”Proceedings of the IEEE, vol. 66, No. 1, pp. 51-83, 1978.
El-Khashab Ayman Moustafa
Swartzlander, Jr. Earl E.
Board of Regents , The University of Texas System
Mai Tan V
Shumaker & Sieffert P.A.
LandOfFree
Modular pipeline fast Fourier transform does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modular pipeline fast Fourier transform, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modular pipeline fast Fourier transform will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4149136