Patent
1996-03-08
1998-07-21
Beausoliel, Jr., Robert W.
395405, 395433, 39518212, 3951822, G06F 1300, G06F 1200
Patent
active
057845484
ABSTRACT:
A battery backup mirrored cache memory module for a cache dynamic random access memory (DRAM) system that senses the V.sup.cc level supplied through the cache controller to the cache memory and, if the cache controller supplied V.sup.cc falls below a preset threshold level, the battery backup apparatus switches the cache memory array to a backup battery V.sup.cc source, and a backup refresh control generator unit that is also powered by the backup battery V.sup.cc source. The cache DRAM, backup battery, and backup refresh generator are physically contained in a single module that can be disconnected from the cache controller and host computer system while preserving cache memory contents. The backup system is installed in an operating host system for recovery of the cache memory contents and/or resumption of execution of the program that was running when the V.sup.cc power failure occurred. Cache memory reliability is further enhanced by providing two cache memory banks that are accessed simultaneously using a common address and have a stored parity bit with each data entry. When a read access is made, a cache memory bank selector selects one of the bank's output data if no parity error is detected. If one bank has a parity error, the other bank's output can be used to correct the data in the bank with the parity error.
REFERENCES:
patent: 4313180 (1982-01-01), Mochizuki et al.
patent: 4908790 (1990-03-01), Little et al.
patent: 4977537 (1990-12-01), Dias et al.
patent: 5204963 (1993-04-01), Noya et al.
patent: 5276619 (1994-01-01), Ohara et al.
patent: 5359569 (1994-10-01), Fujita et al.
patent: 5437022 (1995-07-01), Beardsley et al.
patent: 5438549 (1995-08-01), Levy
patent: 5448719 (1995-09-01), Schultz et al.
patent: 5519831 (1996-05-01), Holzhammer
patent: 5544347 (1996-08-01), Yanai et al.
patent: 5548711 (1996-08-01), Brant et al.
patent: 5586248 (1996-12-01), Alexander et al.
patent: 5586291 (1996-12-01), Lasker et al.
patent: 5632038 (1997-05-01), Fuller
Liong Thomas Singkiat
Nagaraj Ashwath
Rao Krishnakumar
Beausoliel, Jr. Robert W.
Mylex Corporation
Wright Norman M.
LandOfFree
Modular mirrored cache memory battery backup system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modular mirrored cache memory battery backup system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modular mirrored cache memory battery backup system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1656102