Multiplex communications – Wide area network – Packet switching
Patent
1994-11-17
1996-11-12
Elmore, Reba I.
Multiplex communications
Wide area network
Packet switching
395437, 395856, 395872, 370 60, 370 741, G06F 1318
Patent
active
055748856
ABSTRACT:
A modular system for a buffer memory used for storing output queues (80a-k) of a packet switch is described. A series of memories (90) are each connected to both the input lines (10a-k) and the output lines (160a-k) of the switch. Each memory (90) is provided with a memory controller (100) connected to a latch (50) which is in turn connected to AND gates (60a-k). These AND gates (60a-k) ensure that packets are only stored in the memory (90) of the module in which the first latch (50) is set. When the memory (90) is full, the memory controller (100) resets this first latch (50) in the current module and sets the corresponding first latch (50) in the next module. The packets are then read into the memory (90) of the next module. A marker circuit (70) is used to insert in the output queues (80a-k) a marker to indicate that the next entries of the queue are to be found in the next module. On reading out the packets, this marker is detected by a detector (110a-k) which then resets a second latch (140a-k) in the module from which the packets are currently being read and sets a corresponding second latch (140a-k) in the next module. AND gates (150a-k) ensure that packets are only read out of those output buffer queues (80a-k) whose corresponding second latch (140a-k) is set. Each of the switch output lines (160a-k) can therefore only receive packets from one module. Different switch output lines (160a-k) will, however, receive packets from different modules.
REFERENCES:
patent: 4158235 (1979-06-01), Call et al.
patent: 4353129 (1982-10-01), Nishiwaki
patent: 4556972 (1985-12-01), Chan et al.
patent: 4839366 (1989-06-01), Ward et al.
patent: 4847812 (1989-07-01), Lodhi
patent: 4862461 (1989-08-01), Blaner
patent: 4876681 (1989-10-01), Hagiwara et al.
patent: 4932020 (1990-06-01), Pashan et al.
patent: 4991171 (1991-02-01), Teraslinna et al.
patent: 5016248 (1991-05-01), Kudoh
patent: 5046051 (1991-09-01), Doornhein et al.
patent: 5282201 (1994-01-01), Frank et al.
Proceedings of the 1986 International Conference on Parallel Processing, Pennsylvania, 19-22 Aug. 1986, pp. 397-400, IEEE, New York, T. A. Chu et al, "Design of VLSI Asynchronous FIFO Queues for Packet Communication Networks".
Denzel Wolfgang E.
Engbersen Antonius J.
Karlsson Gunnar
Duffield Edward H.
Elmore Reba I.
International Business Machines - Corporation
Timar John J.
LandOfFree
Modular buffer memory with separately controllable logical outpu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modular buffer memory with separately controllable logical outpu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modular buffer memory with separately controllable logical outpu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-571437