Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2008-04-22
2008-04-22
Do, Chat C. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
11221906
ABSTRACT:
A modular arithmetic apparatus has a plurality of base parameter sets in read only memories. A base selection unit in the modular arithmetic apparatus selects one of the base parameters sets according to an input modulus p. A plurality of operation units30,in the modular arithmetic apparatus, perform an arithmetic operation according to the selected base parameter set in parallel and obtain an arithmetic result.
REFERENCES:
patent: 3602704 (1971-08-01), Akushsky et al.
patent: 4366549 (1982-12-01), Katayama
patent: 4949294 (1990-08-01), Wambergue
patent: 5008668 (1991-04-01), Takayama et al.
patent: 5077793 (1991-12-01), Falk et al.
patent: 5623423 (1997-04-01), Lipovski
patent: 6148034 (2000-11-01), Lipovski
patent: 6240436 (2001-05-01), McGregor
patent: 6366940 (2002-04-01), Ono et al.
patent: 6434585 (2002-08-01), McGregor et al.
patent: 6557020 (2003-04-01), Amano et al.
patent: 6639948 (2003-10-01), Tager
patent: 6662201 (2003-12-01), Kawamura
patent: 6704834 (2004-03-01), Demeure et al.
Khaled et al., Fast and Flexible Architectures for RNS Arithmetic Decoding, Apr. 1992, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 39, No. 4, pp. 226-235.
Jean-Claude et al., “Modular Multiplication and Base Extensions in Residue Number Systems,” IEEE (2001), pp. 59-65.
S. Kawamura et al., “Cox-Rower Architecture for Fast Parallel Montgomery Multiplication,” Eurocrypt 2000, LNCS 1807, pp. 523-538.
Jean-Claude et al., “An RNS Montgomery Modular Multiplication Algorithm,” IEEE Transactions on Computers (1998), 47:766-776.
K. Posch et al., “Modulo Reduction in Residue Number Systems,” IEEE Transactions on Parallel and Distributed Systems (May 1995), 6:449-454.
Kenneth et al., “The Use of Residue Number Systems in the Design of Finite Impulse Response Digital Filters,” IEEE Transactions on Circuits and Systems (1977), CAS-24:191-201.
LandOfFree
Modular arithmetic apparatus and method selecting a base in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modular arithmetic apparatus and method selecting a base in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modular arithmetic apparatus and method selecting a base in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3928633