Amplifiers – With semiconductor amplifying device – Including differential amplifier
Reexamination Certificate
2002-10-02
2004-07-13
Mottola, Steven J. (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including differential amplifier
C330S292000
Reexamination Certificate
active
06762646
ABSTRACT:
FIELD OF THE INVENTION
The present invention is generally related to operational amplifiers. More particularly, the present invention relates to an improved folded-cascode amplifier that is suitable for high-speed operation.
BACKGROUND OF THE INVENTION
A conventional operational amplifier (
300
) is illustrated in FIG.
3
. The operational amplifier (
300
) includes six transistors (M
31
-M
36
), and three current sources (I
31
-I
33
).
Transistor M
31
includes a source that is connected to node N
31
, a gate that is connected to V
31
, and a drain that is connected to node N
32
. Transistor M
32
includes a source that is connected to node N
31
, a gate that is connected to V
32
, and a drain that is connected to node N
33
. Transistor M
33
includes a source that is connected to node N
33
, a gate that is connected to VCASN. Transistor M
34
includes a source that is connected to node N
32
, a gate that is connected to VCASN, and a drain that is connected to node N
34
. Transistor M
35
includes a source that is connected to VDD, a gate that is connected to node N
34
, and a drain that is connected to OUT. Transistor M
36
includes a source that is connected to VDD, and a gate and drain that are connected to node N
34
. Current source I
31
is connected between VDD and node N
31
. Current source I
32
is connected between node N
32
and VSS. Current source I
33
is connected between N
33
and VSS.
In operation, transistors M
35
and M
36
are arranged as a current mirror, while transistors M
33
and M
34
are cascode transistors that are biased by VCASN. A differential voltage is applied across V
31
and V
32
. Transistors M
31
and M
31
cooperate with current source I
31
to operate as a differential pair circuit that steers current to nodes N
32
and N
33
in response to the differential voltage. The current that is provided to nodes N
32
and N
33
corresponds to I/
2
when V
31
and V
32
are equal.
SUMMARY OF THE INVENTION
According to an example of the present invention, an amplifier circuit is provided that include a differential pair circuit, a current mirror circuit, and a cascode circuit. The differential pair circuit is arranged to steer a tail current between first and second nodes in response to a differential signal. The current mirror circuit is coupled to the first and second nodes, wherein the current mirror circuit is arranged to provide a reflected current to the second node when activated by at least a portion of the tail current. The cascode circuit is biased by a cascode current, wherein the cascode circuit is coupled between a cascode output node and the first node such that first node is isolated from the cascode output node by the cascode circuit, wherein the amplifier is arranged to provide an output current to the cascode output node.
According to another example of the present invention, an apparatus is provided that includes a differential pair circuit, a current mirror circuit, and a cascode circuit. The differential pair circuit includes a first current source that is coupled to a third node, a first transistor that is coupled between a first node and the third node, and a second transistor that is coupled between a second node and the third node. The first and second transistors are arranged to steer a tail current from the first current source to the first and second nodes in response to a differential signal. The current mirror circuit is coupled to the first and second nodes. The current mirror circuit includes a fourth transistor that is coupled between the first node and a fourth node, a fifth transistor that is coupled to the first node and the second node, and a sixth transistor that is to the first node and the fourth node. The fifth and sixth transistors are commonly controlled by a signal from the first node such that a reflected current is provided to the second node when the sixth transistor is activated by at least a portion of the tail current. The cascode circuit includes a second current source that is coupled to a fifth node, and a third transistor that is coupled between the fifth node and the second node. The third transistor is biased by a cascode bias signal such that the amplifier is arranged to provide a cascode output current to the fifth node.
According to one aspect, the first current source is arranged to provide a tail current having a magnitude corresponding to I
1
, while the second current source is arranged to provide a cascode current having a magnitude corresponding to I
2
. The fifth and sixth transistors have associated sizes that are related to one another by a ratio that corresponds to: 1+2*(I
2
/I
1
).
According to another aspect, the second transistor is arranged to provide the tail current to the second node when the fifth transistor is deactivated, and the fifth transistor is arranged to conduct another current having a magnitude corresponding to I
1
+2*I
2
when the second transistor is deactivated.
According to still another aspect, the first current source is arranged to provide a tail current having a magnitude corresponding to I
1
, the second current source is arranged to provide a cascode current having a magnitude corresponding to I
2
, and the third and fourth transistors have associated sizes that are related to one another by a ratio that corresponds to: 2*(I
2
/I
1
).
According to a further aspect an output stage is provided that includes an eighth transistor that is coupled to the fifth node and an output node. The eighth transistor is arranged to provide an output signal to the output node in response to signals at the fifth node. A capacitor (C) may be coupled between the second node and the output node, wherein the first current source is arranged to provide a tail current having a magnitude corresponding to I
1
, and the second current source is arranged to provide a cascode current having a magnitude corresponding to I
2
such that the amplifier charges capacitor C with a positive slew rate (SRP) corresponding to: SRP=(I
1
+I
2
)/C. Furthermore, the fifth transistor may be ratioed in size to the sixth transistor according to a factor (X). When transistor M
1
has a parasitic capacitance (CP) that is coupled to node N
3
, the amplifier discharges capacitor C with a negative slew rate (SRN) corresponding to: SRN=((X*I
1
)−I
2
)/(C+CP). When the value associated with the parasitic capacitance (CP) is much less than the value associated with the capacitor (C), the negative slew rate (SRN) is SRN=((X*I
1
)−I
2
)/C.
A more complete appreciation of the present invention and its improvements can be obtained by reference to the accompanying drawings, which are briefly summarized below, the following detail description of presently preferred embodiments of the invention, and the appended claims.
REFERENCES:
patent: 5475339 (1995-12-01), Maida
Hertzberg Brett A.
Merchant & Gould P.C.
Mottola Steven J.
National Semiconductor Corporation
LandOfFree
Modified folded cascode amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modified folded cascode amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modified folded cascode amplifier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3250446