Modified chip attach process

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S122000, C438S612000, C438S613000, C257SE21499, C257SE21508, C257SE21511

Reexamination Certificate

active

07901982

ABSTRACT:
Embodiments of a method of attaching an integrated circuit (IC) die to a substrate are disclosed. In one embodiment, at a first temperature, a solder disposed between the IC die and substrate is reflowed. The reflowed solder is allowed to solidify to form electrical connections between the IC die and substrate. At a second temperature less than the first temperature, a liquid curable underfill material is placed in a gap between the IC die and substrate, and this underfill material may be placed in the gap, at least in part, by capillary action. The second temperature is maintained while curing the underfill material, and this second temperature is below a melting temperature of the solidified solder. Other embodiments are described and claimed.

REFERENCES:
patent: 4771929 (1988-09-01), Bahr et al.
patent: 6228678 (2001-05-01), Gilleo et al.
patent: 6228681 (2001-05-01), Gilleo et al.
patent: 6258627 (2001-07-01), Benenati et al.
patent: 6333209 (2001-12-01), Coico et al.
patent: 6573122 (2003-06-01), Standing
patent: 6919224 (2005-07-01), Sane et al.
patent: 7304391 (2007-12-01), Sane et al.
patent: 2005/0070044 (2005-03-01), Sane et al.
patent: 2006/0003496 (2006-01-01), Sane et al.
patent: 2008/0057628 (2008-03-01), Sane et al.
“U.S. Appl. No. 10/675,880 Non-Final Office Action mailed Nov. 12, 2004”, 5 pgs.
“U.S. Appl. No. 10/675,880 Notice of Allowance mailed Mar. 16, 2005”, 7 pgs.
“U.S. Appl. No. 10/675,880 Response filed Feb. 10, 2005 in response to Non-Final Office Action mailed Nov. 12, 2004”, 8 pgs.
“U.S. Appl. No. 10/675,880 Response to Restriction Requirement and Preliminary Amendment filed Oct. 12, 2004”, 5 pgs.
“U.S. Appl. No. 11/167,509 Notice of Allowance mailed Jul. 17, 2007”, NOAR, 4 pgs.
“U.S. Appl. No. 11/930,760, Notice of Allowance mailed Apr. 20, 2009”, 5 pgs.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Modified chip attach process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Modified chip attach process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modified chip attach process will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2761747

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.