Modem having a vector-architecture processor, and associated...

Details Modem having a vector-architecture processor, and associated... Modem having a vector-architecture processor, and associated...

2006-12-26

2006-12-26

Tran, Khanh (Department: 2611)

Pulse or digital communications

Transceivers

Modems

Reexamination Certificate

active

07154941

ABSTRACT:
Apparatus, and an associated method, for operating upon data communicated during operation of a communication system. A vector processor is provided for a modem (MOdulator/DEModulator), and the modem functionality is effectuated through the execution of algorithms at the vector processor. The algorithms are vectorized and stored at a memory device. The algorithms are accessed and provided to parallel processing devices of the vector processor and are executed thereat. The modifiability and scalability of the modem is significantly improved relative to conventional modem devices.

REFERENCES:
patent: 5473600 (1995-12-01), Liu
patent: 6252902 (2001-06-01), Simeon et al.
patent: 6310910 (2001-10-01), Shah et al.
patent: 6505290 (2003-01-01), Moyer et al.
patent: 6549577 (2003-04-01), Florencio et al.
A.V. Oppenheim et al., Descrete-Time Signal Processing, Prentice Hall, 1stedition 1992, pp. 5-6, 548, 560, 581-584, 587-622, 632-640.
N. Weste et al., “VLSI for OFDM”, IEEE Communications Magazine, Oct. 1998, pp. 127-131.
T.T. Lee et al., “Parallel Routing Algorithms in Benes-Clos Networks,” Proceedings of IEEE INFOCOM, vol. 1, pp. 279-286, Mar. 1996, San Fransisco, CA.
D. Nassimi et al., “Parallel Algorithms to Set Up the Benes Permutation Network,” IEEE Transactions on Computers, vol. C-31, No. 2, Feb. 1982, pp. 148-154.
R. Thomas et al., “Efficient FFTs on IRAM”, Proceedings of the first Workshop on Media Processors and DSPs, in Conjunction with the 32ndAnnual International Symposium on Microarchitecture, Haifa, Israel, Nov. 1999.
D.T. Harper III, “Block, Multistride Vector and FFT Accesses in Parallel Memory Systems”, IEEE Transactions on Parallel and Distributed System, vol. 2, No. 1, Jan. 1991, pp. 43-51.
G.S. Sohi, “High-bandwidth Interleaved Memories for Vector Processors—A Simulation Study, ” IEEE Transaction on Computers, vol. 42, No. 1, Jan. 1993, pp. 34-44.
H. Lou, “Implementing the Viterbi Algorithm”, IEEE Signal Processing Magazine, Sep. 1995, pp. 42-52.
D.E. Hocevar et al. “Achieving Flexibility in a Viterbi Decoder DSP Coprocessor”, 52ndIEEE Vehicular Technology Conference, pp. 2257-2264, Sep. 2000, Boston MA.
P.G. Gulak et al., “Locally Connected VLSI Architectures for the Viterbi Algorithm”, IEEE Journal on Selected Areas in Communication, vol. 6, No. 3, pp. 527-537, Apr. 1998.
C.B. Shung et al., “Area-efficient Architectures for the Viterbi Algorithm—Part 1: Theory”, IEEE Transactions on Communications, vol. 41, No. 4, pp. 634-644, Apr. 1993.
C.B. Shung et al., “Area-efficient Architectures for the Viterbi Algorithm—Part 2: Applications”, IEEE Transactions on Communications, vol. 41, No. 5, pp. 802-807, May 1993.
D. Akopian et al., “Multistage Interconnection Networks for k
Rate Viterbi Decoders”, in Proc. IEEE Global Telecommunications Conference (GLOBECOM'98), Sydney, Australia, Nov. 8-12 1998, vol. 2, pp. 845-849.
J. Nikara et al., “Unified Pipeline Architecture for In-Order 8×8 DCT and IDCT”, accepted to 5thWorld Mutliconference on Systemics, Cybemetics and Informatics, Orlando, FL, U.S.A., Jul. 22-25, 2001.
J. Takala et al., “Pipeline Architecture for 8/spl times/8 cosine Transform”, Acoustics, Speech and Signal Processing, 2000. ICASSP '00. Proceedings. 2000 IEEE International Conference on Acoustics, Speech and Signal Processing, vol. 6, 2000, pp. 3303-3306.
T. Jarvinen et al., “Unified Architecture for Discrete Fourier and Cosine Transform”, in Advances in Systems Science: Measurement and Control, N.E. Mastorakis and L.A. Pecorelli-Peres, Eds., pp. 301-306. WSES Press, New York, NY, U.S.A., 2001.
Hui-Ling Lou et al., “An Instruction Set for A Programmable Signal Processor Dedicated to Viterbi Detection”, VLSI Technology, Systems, and Application, 1991. Proceedimgs of Technical Papers, 1991, International Symposium on VLSI Technology, Systems, and Application, 1991, pp. 247-251.
Lou, H. et al., “A Programmable Parallel Processor Architecture for Viterbi Detection”, Global Telecommunications Conferenc, 1990, and Exhibition. ‘Communications: Connecting the Future’, GLOBECOM '90., IEEE, 1990, pp. 1333-1337, vol. 2.
Patterson and Hennessey, “Computer Architecture”, Morgan Kauffmann, 1996, Appendix B.

Affiliated with

Also associated with

Rating

Modem having a vector-architecture processor, and associated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Modem having a vector-architecture processor, and associated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modem having a vector-architecture processor, and associated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3679412