Modeling substrate noise coupling using scalable parameters

Details Modeling substrate noise coupling using scalable parameters Modeling substrate noise coupling using scalable parameters

2007-04-10

2007-04-10

Frejd, Russell (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Modeling by mathematical expression

C703S014000, C716S030000

Reexamination Certificate

active

10683575

ABSTRACT:
Methods and apparatus for substrate modeling are disclosed. In one disclosed method, for example, the substrate modeling comprises determining scalable Z parameters associated with at least two substrate contacts, constructing a matrix of the scalable Z parameters for the at least two substrate contacts, and calculating an inverse of the matrix to determine resistance values associated with the at least two substrate contacts. Computer-readable media containing computer-executable instructions for causing a computer system to perform any of the described methods are also disclosed.

REFERENCES:
patent: 6725185 (2004-04-01), Clement
patent: 6895344 (2005-05-01), Ramaswamy
patent: 6941258 (2005-09-01), Van Heijningen et al.
patent: 7016820 (2006-03-01), Kimura et al.
patent: 2001/0029601 (2001-10-01), Kimura et al.
Becer et al., M. Analysis of Noise Avoidance Techniques in DSM Interconnects Using a Complete Crosstalk Noise Model, Proceedings of the Conference on Design, Automation and Test in Europe, IEEE Computer Society, Mar. 2002, pp. 1-8.
Costa et al., J.P. Precorrected-DCT Techniques for Modeling and Simulation of Substrate Coupling in Mixed-Signal IC, Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, vol. 6, May-Jun. 1998, pp. 358-362.
Koukab et al., A. HspeedEx: A High Speed Extractor for Substrate Noise Analysis in Complex Mixed-Signal SOC, IEEE, Proceedings of the 39th Design Automation Conference, Jun. 2002, pp. 767-770.
Chou et al., M. Multilevel Integral Equation Methods for the Extraction of Substrate Coupling Parameters in Mixed-Signal IC's, IEEE, Design Automation Conference, Jun. 1998, pp. 20-25.
Blalack et al., “Experimental Results and Modeling of Noise Coupling in a Lightly Doped Substrate,”IEEE IEDM 96, pp. 623-626 (1996).
Blalack, “Switching Noise in Mixed-Signal Integrated Circuits,” Department of Electrical Engineering, Stanford University, 3 pp. from http://cis.stanford.edu/icl/wooley-grp/tallis/tallis.html (accessed on Feb. 18, 2004).
Blalack et al., “The Effects of Switching Noise on an Oversampling A/D Converter,”1995 IEEE International Solid-State Circuits Conference, pp. 200-201, 367 (1995).
Charbon et al., “Substrate Optimization Based on Semi-Analytical Techniques,”IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 2, pp. 172-190 (Feb. 1999).
Costa et al., “Efficient Techniques for Accurate Modeling and Simulation of Substrate Coupling in Mixed-Signal IC's,”IEEE Trans. Computer-Aided Design, vol. 18, No. 5, pp. 597-607 (May 1999).
Gharpurey et al., “Modeling and Analysis of Substrate Coupling in Integrated Circuits,”IEEE 1995 Custom Integrated Circuits Conference, pp. 125-128 (1995).
Gharpurey et al., “Modeling and Analysis of Substrate Coupling in Integrated Circuits,”IEEE Journal of Solid-State Circuits, vol. 31, No. 3, pp. 344-353 (Mar. 1996).
Hewlett Packard, “S-Parameter Techniques for Faster, More Accurate Network Design,” Test & Measurement Application Note 95-1 (1997).
Joardar, “A Simple Approach to Modeling Cross-Talk in Integrated Circuits,”IEEE Journal of Solid-State Circuits, vol. 29, No. 10, pp. 1212-1219 (Oct. 1994).
Johnson et al., “Chip Substrate Resistance Modeling Technique for Integrated Circuit Design,”IEEE Transactions on Computer-Aided Design, vol. CAD-3, No. 2, pp. 126-134 (Apr. 1984).
Kwan et al., “Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits,”IEEE Symposium on VLSI Circuits Digest of Technical Papers, pp. 184-185 (1996).
Merrill et al., “Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits,”IEEE IEDM 94, pp. 433-436 (1994).
Mitra et al., “A Methodology for Rapid Estimation of Substrate-Coupled Switching Noise,”IEEE 1995 Custom Integrated Circuits Conference, pp. 129-132 (1995).
Öziç, Dicle “An Efficient Modeling Approach for Substrate Noise Coupling Analysis with Multiple Contacts in Heavily Doped CMOS Processes,” Masters Thesis, Oregon State University, OR, 93 pp. (2002).
Öziç, et al., “A Comprehensive Geometry-Dependent Macromodel for Substrate Noise Coupling in Heavily Doped CMOS Processes,”IEEE 2002 Custom Integrated Circuits Conference, pp. 497-500 (2002).
Öziç, et al., “An Efficient Modeling Approach for Substrate Noise Coupling Analysis,”IEEE ISAS, pp. 237-240 (May 2002).
Pfost et al., “Modeling Substrate Effects in the Design of High-Speed Si-Bipolar IC's,”IEEE Journal of Solid-State Circuits, vol. 31, No. 10, pp. 1493-1501 (Oct. 1996).
Pun et al., “Experimental Results and Simulation of Substrate Noise Coupling via Planar Spiral Inductor in RF ICs,”IEEE IEDM 97, pp. 325-328 (1997).
Raskin et al., “Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications,”Proceedings 1995 IEEE International SOI Conference, pp. 62-63 (Oct. 1995).
Raskin et al., “Substrate Crosstalk Reduction Using SOI Technology,”IEEE Transactions on Electron Devices, vol. 44, No. 12, pp. 2252-2261 (Dec. 1997).
Sadate, “A Substrate Noise Coupling Model for Lightly Doped CMOS Processes,” Masters Thesis, Oregon State University, OR, 56 pp. (2001).
Samavedam et al., “A Scalable Substate Noise Coupling Model for Mixed-Signal ICs,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 128-131 (1999).
Silveira et al., “Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances Associated with 3-D Interconnect Structures,”IEEE/ACM Proc. DAC, pp. 376-380 (Jun. 1995).
Smedes et al., “Boundary Element Methods for 3D Capacitance and Substate Resistance Calculations in Inhomogeneous Media in a VLSI Layout Verification Package,”Advances in Engineering Software, vol. 20, No. 1, pp. 19-27 (1994).
Smedes et al., “Layout Extraction of 3D Models for Interconnect and Substrate Parasitics,”ESSDERC '95 25thEuropean Solid State Device Research Conference, 4 pp. (Sep. 1995).
Stanisic et al., “Addressing Substrate Coupling in Mixed-Mode IC's: Simulation and Power Distribution Synthesis,”IEEE Journal of Solid-State Circuits, vol. 29, No. 3, pp. 226-238 (Mar. 1994).
Su et al., “Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits,”IEEE Journal of Solid-State Circuits, vol. 28, No. 4, pp. 420-430 (Apr. 1993).
van Genderen et al., “Modeling Substrate Coupling Effects using a Layout-to-Circuit Extraction Program,”Proceedings of the ProRISC Workshop on Circuits, Systems, and Signal Processing, pp. 173-178 (1997).
Verghese et al., “Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits,”IEEE Journal of Solid-State Circuits, vol. 33, No. 3, pp. 314-323 (Mar. 1998).
Verghese et al., “Fast Parasitic Extraction for Substrate Coupling in Mixed-Signal ICs,”IEEE 1995 Custom Integrated Circuits Conference, pp. 121-124 (1995).
Verghese et al., “Verification Techniques for Substrate Coupling and Their Application to Mixed-Signal IC Design,”IEEE Journal of Solid-State Circuits, vol. 31, No. 3, pp. 354-355 (Mar. 1996).
Viviani et al., “Extended Study of Crosstalk in SOI-SIMOX Substrates,”IEEE IEDM 95, pp. 713-716 (1995).
Wemple et al., “Mixed-Signal Switching Noise Analysis Using Voronoi-Tessellated Substrate Macromodels,”32ndDesign Automation Conference, 6 pp. (1995).

Affiliated with

Also associated with

Rating

Modeling substrate noise coupling using scalable parameters does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Modeling substrate noise coupling using scalable parameters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modeling substrate noise coupling using scalable parameters will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3747540