Modeling an electronic device

Details Modeling an electronic device Modeling an electronic device

2008-05-27

2008-05-27

Rodriguez, Paul (Department: 2125)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Circuit simulation

C716S030000

Reexamination Certificate

active

07379856

ABSTRACT:
For modeling a first device, a measured electrical behavior in at least one of time and frequency domain is received, wherein the measured electrical behavior at least substantially represents at least a portion of the electrical behavior of the first device. The first device is modeled by using a circuit with one or more circuit device, wherein each circuit device has a known model for its electrical behavior, and the circuit substantially represents the measured electrical behavior of the first device. The modeling comprises a step of approximating the measured signal response by sections of a curve.

REFERENCES:
patent: 3393363 (1968-07-01), Forster, Jr.
patent: 3431490 (1969-03-01), Kwap
patent: 4438404 (1984-03-01), Philipp
patent: 5162723 (1992-11-01), Marzalek et al.
patent: 5343405 (1994-08-01), Kucera et al.
patent: 5349539 (1994-09-01), Moriyasu
patent: 5793801 (1998-08-01), Fertner
patent: 5799172 (1998-08-01), Gullapalli et al.
patent: 5886586 (1999-03-01), Lai et al.
patent: 6458611 (2002-10-01), Gardner
patent: 6490546 (2002-12-01), Kimmel et al.
patent: 6653848 (2003-11-01), Adamian et al.
patent: 6772400 (2004-08-01), Tsai
patent: 6779157 (2004-08-01), Kondo
patent: 6836574 (2004-12-01), Shioda et al.
patent: 6856148 (2005-02-01), Bodenstab
patent: 6970814 (2005-11-01), Ashley et al.
patent: 2003/0071606 (2003-04-01), Sunter
patent: 2004/0096021 (2004-05-01), Koval
patent: 1 128 293 (2001-08-01), None
Guingale, A., European Search Report Application No. EP 03 00 0829 dated May 8, 2003.
Cory S.D. et al. Automatic Netlist Extraction for Measurement-Based Characterization of Off-Chip Interconnect, IEEE, Oct. 1997, vol. 45,No. 10, pp. 1934-1940.
Novellino, J., System Measures and Models Interconnects, Cleveland, Ohio, vo. 41,No. 6, Mar. 18, 1993, p. 122, 124 and 126.
Hatden L.A. et al., Measurement and Characterization of High-Speed Interconnections Using Time Domain Network Analysis, San Francisco, Ca, Oct. 1992, pp. 144-149.
Arunachalam, Ravishankar et al. “CMOS Gate Delay Models for General RLC Loading”. Proceedings of the 1997 International conference on Computer Design (ICCD '97), 0-8186-8206-X/97, 1997 IEEE, pp. 1-7.
Dartu, Florentin et al. “A Gate-Delay Model for High-Speed CMOS Ciruits”. 31stACM/IEEE Design Automation Conference, pp. 576-580, 1994.

Affiliated with

Also associated with

Rating

Modeling an electronic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Modeling an electronic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modeling an electronic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2810106