Mode programmable VLSI data registers

Details Mode programmable VLSI data registers Mode programmable VLSI data registers

1993-02-22

1994-11-01

Baker, Stephen M.

Excavating

371 224, G01R 3128

Patent

active

053612647

ABSTRACT:
Mode programmable VLSI CMOS data registers perform on-chip self-test. A first data register performs storage or transfer of data, operates in a scan mode or generates pseudo-random numbers (PRN). A second data register performs storage or transfer of data, operates in a scan mode or performs signature analysis. Data initialization of the registers occurs automatically when operating in a test mode.

REFERENCES:
patent: 4340857 (1982-07-01), Fasang
patent: 4433413 (1984-02-01), Fasang
patent: 4594711 (1986-06-01), Thatte
patent: 4740970 (1988-04-01), Burrows et al.
patent: 4764926 (1988-08-01), Knight et al.
patent: 4893311 (1990-01-01), Hunter et al.
"Design and Implementation of a Hierarchical Testable Architecture Using the Boundary Scan Standard," R. T. van Riesse et al., Proceedings of the 1st European Test Conference, Apr. 12-14, Paris, pp. 112-118.
"Shift register modification for multipurpose use in combinational circuit testing," N. K. Nanda et al., Int. Journal of Electronics, 1989, vol. 66, No. 6, London, G.B., pp. 875-878.
"A Concurrent Testing Technique for Digital Circuits,"Kewal K. Saluja et al., 1988 IEEE Transactions on Computer Aided Design, vol. 7., No. 12, Dec. 1988, pp. 1250-1260.
"Design for Testability and Built-In-Self Test: A Review," H. Troy Nagle et al., IEEE Transactions on Industrial Electronics, vol. 36, No. 2, May 1989, pp. 129-140.
"Built-In Self-Test Techniques", Edward J. McCluskey, Stanford University, IEEE Design & Test of Computers, Apr. 1985, pp. 21-28.
"Built-In Self-Test Structures", Edward J. McCluskey, Stanford University, IEEE Design & Test of Computers, Apr. 1985, pp. 29-36.
"Measures of the Effectiveness of Fault Signature Analysis", James E. Smith, IEEE Transaction on Computers, vol. C-29, No. 6, Jun. 1980, pp. 510-514.
"An Advanced Fault Isolation System for Digital Logic", Norman Benowitz et al., IEEE Transaction on Computers, vol. C-24, No. 5, May 1975, pp. 489-497.
"Pseudorandom Testing", Kenneth D. Wagner, Cary K. Chin, and Edward J. McCluskey, IEEE Transaction on Computers, vol. C-36, No. 3, Mar. 1987, pp. 332-343.
"High Speed Generation of Maximal Length Sequences", Abraham Lempel, IEEE Transactions on Computers, Feb. 1971, pp. 227-229.

Affiliated with

Also associated with

Rating

Mode programmable VLSI data registers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mode programmable VLSI data registers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mode programmable VLSI data registers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1806899