Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – Unwanted signal suppression
Reexamination Certificate
1999-12-27
2004-11-23
Ton, My-Trang Nu (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
Unwanted signal suppression
C330S259000
Reexamination Certificate
active
06822505
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention is generally related to analog circuits, and more particularly to a circuit and method for setting the transconductance of a transconductor.
BACKGROUND OF THE INVENTION
MOS (metal oxide semiconductor) is a widely used semiconductor technology having relatively low power requirements, making it particularly attractive for use in battery-powered devices, such as cellular phones and portable computers, for example. In MOS technology, the speed of a transistor is related to the mobility of the electrons in the channel of the transistor. Mobility is a physical constant that depends on the temperature. For a 100 degree C degree variation in temperature, mobility can decrease by as much as a factor of 2, for example. This places a large constraint on circuit designers, who must design circuits that operate over a wide range of temperatures.
As an example, filters are frequency-selective circuits capable of passing to the output only those input signals that reside in a desired range of frequencies. Filters are particularly sensitive to temperature changes because they are tuned to operate over a certain range of frequencies.
What is needed in the art is a circuit and method for solving the prior art problem of mobility variations in filter circuits resulting from changes in temperature.
SUMMARY OF THE INVENTION
The present invention achieves technical advantages as a circuit and method for setting the transconductance of a differential transistor pair of a transconductor to a specific value, regardless of temperature, while maintaining the gate overdrive of the differential transistor pair within a specific range to optimize performance.
In one embodiment, disclosed is a transconductance-setting circuit, including a first transconductor coupled to a reference voltage and adapted to produce a current output. A reference current source is coupled to the first transconductor, and a feedback loop is coupled to the first transconductor and the reference current source. The feedback loop is adapted to reduce error in the current output and set the transconductance of the first transconductor to a value proportional to the ratio of the reference current and the reference voltage.
Also disclosed is an input filter stage, including a first transconductor coupled to a reference voltage and adapted to produce a current output. A reference current source is coupled to the first transconductor, and a feedback loop is coupled to the first transconductor and the reference current source, where the feedback loop is adapted to reduce error in the current output and set the transconductance of the first transconductor to a value proportional to the ratio of the reference current and the reference voltage.
Further disclosed is a method of setting the transconductance of a first transconductor. The first transconductor is driven by a reference voltage, and is coupled to a current reference and a feedback loop. The method includes the steps of applying the reference voltage to the first transconductor, comparing the current output from the first transconductor to the reference current, and setting the difference between the first transconductor current equal to the reference current with the feedback loop.
The present invention provides a temperature-independent constant transconductance with tight tolerancing of the gate overdrive voltage range. The tuning scheme of the present invention is robust and very accurate, with transconductance errors of less than +/−0.2% being achieved. The transconductance of a differential transistor pair remains constant regardless of process variations and is also useful in the design of constant gain-bandwidth-product op-amps. The invention works well in any technology, and is particularly useful for mixed signal or analog circuits.
REFERENCES:
patent: 4462002 (1984-07-01), Schade, Jr.
patent: 4959622 (1990-09-01), Kearney
patent: 5394112 (1995-02-01), Alini et al.
patent: 5471169 (1995-11-01), Dendinger
patent: 5530399 (1996-06-01), Chambers et al.
patent: 5751183 (1998-05-01), Lee
patent: 6111467 (2000-08-01), Luo
R. Zele, D. Allstot, “Low power continuous-time filters”,IEEE Journal of Solid State Circuits, vol. 31, No. 2, Feb. 1996, pp. 157-168.
S. Venkatraman, S. Natarajan, K. R. Rao, “A new tuning scheme for continuous time filters”,International Conference on VLSI design, 1997.
Palaskas George
Pavan Shanthi Y.
Brady III Wade James
Nu Ton My-Trang
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Mobility compensation in MOS integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mobility compensation in MOS integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mobility compensation in MOS integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3286730