Mixer with clock resynchronization and method therefor

Details Mixer with clock resynchronization and method therefor Mixer with clock resynchronization and method therefor

2004-05-25

2008-12-30

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific input to output function

Combining of plural signals

C455S323000, C455S326000, C375S316000, C375S332000

Reexamination Certificate

active

07471134

ABSTRACT:
A mixer (114) includes a phase clock generator (404), a latch (420), and a multiplier (118). The phase clock generator (404) provides a plurality of phase clock signals. The latch (420) is coupled to the phase clock generator (404) via a first plurality of conductors (410) and provides a plurality of resynchronized phase clock signals. The multiplier (118) is coupled to the latch (420) via a second plurality of conductors (430) and mixes an input signal using the plurality of resynchronized phase clock signals to provide a mixed output signal. The second plurality of conductors (430) is characterized as having a lower end-to-end impedance than an end-to-end impedance of the first plurality of conductors (410).

REFERENCES:
patent: 5221926 (1993-06-01), Jackson
patent: 5610942 (1997-03-01), Chen et al.
patent: 5999804 (1999-12-01), Forgues
patent: 6035186 (2000-03-01), Moore et al.
patent: 6049573 (2000-04-01), Song
patent: 6104227 (2000-08-01), Durec et al.
patent: 6122497 (2000-09-01), Gilbert
patent: 6269127 (2001-07-01), Richards
patent: 6308058 (2001-10-01), Souetinov et al.
patent: 6529100 (2003-03-01), Okanobu
patent: 6826393 (2004-11-01), Komurasaki et al.
patent: 6999747 (2006-02-01), Su
patent: 7042272 (2006-05-01), Dornbusch
patent: 7127227 (2006-10-01), Takahiko
patent: 7130604 (2006-10-01), Wong et al.
patent: 7184737 (2007-02-01), Liu
patent: 7190943 (2007-03-01), Davis
patent: 2003/0071925 (2003-04-01), Kanno et al.
patent: 2004/0052300 (2004-03-01), Lopez-Estrada
patent: 2005/0175132 (2005-08-01), Yang
patent: 2005/0220224 (2005-10-01), Dornbusch
patent: 2005/0239430 (2005-10-01), Shah
patent: 2005/0266821 (2005-12-01), Dornbusch
Wiegerink, Remco J., “Synthesis of MOS translinear circuits,” The Kluwer International Series in Engineering and COmputer Science, vol. 246, pp. 78-85, Aug. 1993.
“SAW Components,” EPCOS AG Data Sheet Y 7103 L, Surface Acoustic Wave Components Division OFW E UE, 6 pp., Jun. 14, 2000.
Terrovitis, M. T. and Meyer, R. G., “Noise and Intermodulation Distortion in Current-Commutating CMOS Mixers,” Berkeley Wireless Research Center Retreat, 3 pp., Jun. 1999.
Karvonen, S. et al., “A Low Noise Quadrature Subsampling Mixer,” Proceedings of IEEE International Symposium of Circuits and Systems (ISCAS2001), Darling Harbour, Sydney, Australia, IV-790-IV-793, Sep. 2001.
Lee, Kyeongho, et al, “a Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique,” IEEE Journal of Solid-State Circuits, vol. 36, No. 5, pp. 800-809, May 2001.
Hornak, Thomas et al., “An Image-Rejecting Mixer and Vector Filter with 55-dB Image Rejection over Process, Temperature, and Transistor Mismatch,” IEEE Journal of Solid-State Circuits, vol. 36, No. 1, pp. 23-33, Jan. 2001.
Hornak, Tom, “Using polyphase filters as image attenuators,” RF Signal Processing, [online] www.rfdesign.com, pp. 26-34, Jun. 2001.
[[Actions on the Merits by the U.S.P.T.O. as of Sep. 19, 2007, 2 pages.]].
Silicon Laboratories, “Silicon Laboratories Introduces Industry's First 100% CMOS Satellite Radio Tuner,” News Release, Austin, TX, Oct. 27, 2003, 3 pages.

Affiliated with

Also associated with

Rating

Mixer with clock resynchronization and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mixer with clock resynchronization and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mixer with clock resynchronization and method therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4051794