Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-04-25
2006-04-25
Knight, Anthony (Department: 2121)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S001000, C703S013000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07035781
ABSTRACT:
An HDL simulator having an automated interface to compiled or interpreted application code written in a general purpose language. The interface enables the HDL code to have a direct data access to and from the application code. The simulator automatically maps and converts HDL data types to and from programming language data types, such as the arguments of routine calls or direct data accesses. Further, the simulator provides a programming language calling mechanism and automatically does data type mapping of arguments, which enables the HDL to call application code routines compiled with a standard compiler, and enables such routines to call functions in the HDL. The simulator automatically generates wrappers for the interface which automatically map data types for direct data access when the application code is compiled, and can output messages upon the occurrence of calls or returns. The automatically generated wrappers also provide automatic threading, which enables compiled application code to call tasks in the HDL.
REFERENCES:
patent: 5493507 (1996-02-01), Shinde et al.
patent: 5600579 (1997-02-01), Steinmetz, Jr.
patent: 6226780 (2001-05-01), Bahra et al.
patent: 6230114 (2001-05-01), Hellestrand et al.
patent: 6230307 (2001-05-01), Davis et al.
patent: 6466898 (2002-10-01), Chan
Microsoft Press Computer Dictionary, Third Edition, definition of the word “thread”.
A mixed-Language Simulator for Concurrent Engineering; Burgoon et al; Mar. 1998; Verilog HDL Conference 1998.
Simon Davidmann, Peter Flake, and David Kelf. Measuring Design Language Options For System-On-Chip Design. May 21, 1999. Pp. 1-11. 1999 Co-Design Automation, Inc.
Co-Design, The Language Specialists. Superlog. 1999. Pp. 1-15. 1999 Co-Design Automation, Inc.
Superlog, the Elegance of Verilog, the Power of C. 1999, Pp. 1-2. Co-Design Automation, Inc.
News Release: Co-Design Unveils Breakthrough Design Language Technology Targeting System-On-Chip Methodology Needs. Pp. 1-5. May 31, 1999 Co-Design Automation, Inc.
Davidmann Simon
Flake Peter
Hall Matthew
Kenney James
Hartman Jr. Ronald D
Knight Anthony
Park Vaughan & Fleming LLP
Synopsys Inc.
LandOfFree
Mixed language simulator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mixed language simulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mixed language simulator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3539101