Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Patent
1998-12-23
2000-10-24
Young, Brian
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
341144, 341162, H03M 166
Patent
active
06137430&
ABSTRACT:
Digital to Analog convertors (DAC's) are prone to mismatch noise, particularly in DAC structures using unequally weighted segments. A digital to analog converter, for use in a data conversion system, for converting a digital input to analog output and having features for reducing mismatch noise comprises a plurality of selectable segments, at least two of which have a first weighting factor and at least two of which have a second weighting factor. The segments when selected are connected to a reference signal, with the output for each segment, when selected, being proportional to the weighting factor of the segments. Selection means select segments based on the digital input. Summing means add the output from each selected segment to produce an analog output. The number of segments having the second weighting factor is equal to at least twice the ratio of the first and second weighting factors less one. Monitoring means monitor the number of times segments having the second weighting factor are selected in a given monitoring period and generate a correction signal when this number drops below a specified target selection value. Borrow means, responsive to the correction signal of the monitoring means, reduce the number of segments selected having the first weighting factor and increase the number of segments selected having the second weighting factor.
REFERENCES:
patent: 4967197 (1990-10-01), Peng
patent: 5986595 (1999-11-01), Lyden et al.
patent: 6037888 (2000-03-01), Nairn
"Noise-shaped multibit D/A convertor employing unit elements", R. Schreier and B. Zhang, Electronic Letters, vol. 31, No. 20, pp. 1712-1713, Sep. 28, 1995.
"Tree structure for mismatch noise-shaping multibit DAC", A. Keady and C. Lyden, Electronic Letters, vol. 33, No. 17, pp. 1431-1432, Aug. 14, 1997.
"Linearity enhancement of multibit Sigma Delta converters using data weighed averaging", R.T. Baird and T. S. Fiez, IEEE Trans. Cir. & Sys. II, vol. 42, No. 12, pp. 753-762, Dec. 1995.
"A Hardware-Efficient DAC for Direct Digital Synthesis", H.T. Jensen and I. Galton, IEEE, pp. 97-100, 1996.
"Noise-Shaping D/A Converters for Sigma Delta Modulation", I. Galton, IEEE International Symposium on Cir & Sys., pp. 441-444, 1996.
Keady Aidan
Lyden Colin
National University of Ireland, Cork
Nguyen John B
Young Brian
LandOfFree
Mismatch noise shaper for DAC-SUBDAC structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mismatch noise shaper for DAC-SUBDAC structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mismatch noise shaper for DAC-SUBDAC structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1968721