Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Patent
1995-11-28
2000-09-26
Abraham, Fetsum
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
257288, 257324, 257325, 257326, 257327, 257328, 257329, 257330, 257637, 257638, 257635, 257524, 257525, H01L 21306
Patent
active
061246220
ABSTRACT:
A device isolation film is formed on one major surface of a semiconductor substrate so as to surround a device formation region. The device isolation film consists of a first layer made of silicon dioxide, a second layer made of polycrystalline silicon, and a third layer made of silicon dioxide. In a transistor formed in the device formation region, PN junction ends of source and drain regions are in contact with the first layer, and a gate electrode and source and drain electrodes are formed within an opening of the device isolation film. The top surfaces of the gate electrode and the source and drain electrodes are substantially flush with the surface of the third layer of the device isolation film. A gate electrode wiring layer and a source/drain electrode wiring layer for one of the source and drain electrodes are formed on the surface of the third layer. A source/drain electrode wiring layer for the other of the source and drain electrodes is formed on an interlayer insulation film and connected to the source or drain electrode via a contact hole.
REFERENCES:
patent: 4272308 (1981-06-01), Varshney
patent: 4566940 (1986-01-01), Itsumi et al.
patent: 4713356 (1987-12-01), Hiruta
patent: 4767724 (1988-08-01), Kim et al.
patent: 4786615 (1988-11-01), Liaw et al.
patent: 4980738 (1990-12-01), Welch et al.
patent: 4983226 (1991-01-01), Hunter et al.
patent: 5132755 (1992-07-01), Ueno
patent: 5346587 (1994-09-01), Doan et al.
patent: 5378652 (1995-01-01), Samata et al.
patent: 5380671 (1995-01-01), Lur et al.
patent: 5393681 (1995-02-01), Witek et al.
patent: 5506440 (1996-04-01), Wei et al.
patent: 5602051 (1997-02-01), Cronin et al.
IBM Technical Disclosure Bulletin, vol. 11 No. 7. Dec. 1968 A.R. Baker, Jr. et al.
"Fully Planarized 0.5.mu.m Technologies for 16M Dram," W. Wakamiya, T. Eimori, H. Ozaki, H. Itoh, K. Fujiwara, T. Shibano, H. Miyatake, A. Fujii, T. Tsutsumi, S. Satoh and T. Katoh, IEDM 88 (1988), pp. 246-249.
Abraham Fetsum
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
MIS transistor with a three-layer device isolation film surround does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MIS transistor with a three-layer device isolation film surround, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MIS transistor with a three-layer device isolation film surround will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2102430