Minimizing the effect of clock skew in bit line write driver

Details Minimizing the effect of clock skew in bit line write driver Minimizing the effect of clock skew in bit line write driver

2001-05-15

2002-12-24

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

C327S067000, C327S312000, C365S196000, C365S207000

Reexamination Certificate

active

06498516

ABSTRACT:

BACKGROUND OF INVENTION
In computer and information processing systems, various integrated circuit chips must communicate digitally with each other over common buses. The receiving bus nodes recognize the signal as being high or low using receivers, also referred to as input buffers. Often the receiver is a differential receiver, i.e., a receiver that detects the difference between two input signals, referred to as the differential inputs. These input signals may be a received signal and a reference voltage or they may be a received signal and the inverse of the received signal. In either case, it is the difference between the two input signals that the receiver detects in order to determine the state of the received signal.
Integrated circuits are powered at certain voltage levels, which levels are then provided to the various components, such as the receivers, which are located on the integrated circuit. However, the nominal supply voltage for integrated circuits keeps being decreased to reduce power consumption. Additionally, fluctuations of the voltage level during operation can make the voltage level powering a receiver even lower. The lower the supply voltage, the more challenging it is to get a receiver to operate reliably.
The signal frequency at which communication occurs can limit the performance of the overall system. Thus, the higher the communication frequency, the better. The maximum frequency at which a system communicates is a function not only of the time that it takes for the electromagnetic wavefronts to propagate on the bus from one chip to another, but also of the time required for the signals to be reliably recognized at the receiving bus nodes as being high or low. Characteristics that affect the time in which a signal is recognized by a receiver include the set up time of the receiver, i.e., the amount of time before a clock edge that a signal must arrive and settle to a recognized level, and the hold time of the receiver, i.e., the time that the received signal must stay at a certain level in order for that level to be detected.
The amount of setup and hold depends on the speed of the circuit and the skew and jitter of the clock distribution mechanism. The setup and hold time requirement decreases as the transistor speed increases because the process feature size decreases. However, historically, skew and jitter of the clock distribution mechanism does not decrease as fast as the clock speed increases. As a proportion of the clock frequency, skew and jitter now take up a larger and larger percentage of the clock cycle time. Additionally, as the process feature size shrinks the transistor speed increases faster than the delay in interconnects. For signals that need to be distributed through a long interconnect (wire) the receiver of that signal at the beginning of the long wire receives the signal earlier (have a better setup time) than the receiver at the end of the long wire because of interconnect delay.
On the other hand, the receiver at the beginning of the long wire has worse hold time (premature signal switching) than the receiver at the end of the long wire. The end result is extra guard-banding is needed when quantifying setup and hold timing and this guard band, like jitter and skew and the delay of interconnect, becomes a larger and larger percentage of the clock cycle time.
Referring to
FIG. 1
, a conventional write driver (
10
) outputs two signals (wd and {overscore (wd)}) through delays (
12
a
and
12
b
) to a switch (
14
). The switch (
14
) also receives a clock signal (clk) that controls whether the write driver data is output onto the global bitline (gbl) and its complement ({overscore (gbl)}). As is conventionally understood, the two output signals (wd and {overscore (wd)}) are complements unless the circuit is in a precharge or reset state. Those skilled in the art will also appreciate that the switch (
14
) may receive a clock-derived signal rather than the clock signal itself.
Referring to
FIG. 2
, a typical write driver (
10
) and delay stage (
12
) is shown. The write driver (
10
) consists of two sets of transistors, which produce the output signals (wd and {overscore (wd)}) respectively. Specifically, the set of transistors producing the output signal (wd) includes a p-channel transistor (
22
a
), a p-channel transistor (
24
a
), and an n-channel transistor (
26
a
). The p-channel transistor (
22
a
) receives the clock signal (clk) at the gate, is connected at the source to pull-up voltage (Vcc), and is coupled drain to drain with p-channel transistor (
24
a
). The p-channel transistor (
24
a
) is also connected to pull-up voltage (Vcc) at the source, and is coupled gate to gate with n-channel transistor (
26
a
). The n-channel transistor (
26
a
) receives an input signal (Vin) at the gate, and at the source is coupled through pull-down transistor (
28
) to ground (GND). The pull-down transistor receives the clock signal (clk) at the gate, is coupled to n-channel transistor (
26
a
) at the drain, and connected to ground (GND) at the source.
The set of transistors producing ({overscore (wd)}) are connected similarly, wherein transistors
22
b
,
24
b
, and
26
b
have the same interconnections as
22
a
,
24
a
, and
26
a
respectively. As can be seen, however, the input signal received by n-channel transistor (
26
b
) passes through inverter (
30
) to become ({overscore (Vin)}). Thus, the output of the two sets of transistors are complements (wd and {overscore (wd)}). The output signals (wd and {overscore (wd)}) are fed to the delay stage (
12
), which, for example, consists of two pairs of inverters (
38
a
,
38
b
and
37
a
,
37
b
) and (
38
c
,
38
d
and
37
c
,
37
d
) respectively.
SUMMARY OF INVENTION
In general, in one aspect, the present invention involves a system for minimizing the effect of clock skew in a bit line write driver comprising a first control circuit coupled to the bit line write driver; and a second control circuit coupled to the bit line write driver. The bit line write driver outputs a first output signal and a second output signal; the first control circuit receives feedback from the second output signal and controls whether the bit line write driver outputs the first output signal based on the feedback from the second output signal; and the second control circuit receives feedback from the first output signal and controls whether the bit line write driver outputs the second output signal based on the feedback from the first output signal.
In general, in one aspect, the present invention involves a method of minimizing the effect of clock skew in a bit line write driver comprising outputting a first signal and a second signal from the bit line write driver; controlling the outputting of the second signal from the bit line write driver based on feedback of the first signal; and controlling the outputting of the first signal from the bit line write driver based on feedback of the second signal.
In general, in one aspect, the present invention involves an apparatus for minimizing the effect of clock skew in a bit line write driver comprising means for outputting a first signal and a second signal from the bit line write driver; means for controlling the outputting of the second signal from the bit line write driver based on feedback of the first signal; and means for controlling the outputting of the first signal from the bit line write driver based on feedback of the second signal.
In general, in one aspect, the present invention involves a bit line write driver with minimized clock skew effect, comprising a first set of transistors for producing a first output signal, a second set of transistors for producing a second output signal; a first control circuit for controlling whether a first output signal is output from the bit line write driver based on feedback from the second output signal; and a second control circuit for controlling whether a second output signal is output from the bit line write driver based on feedback from the first output signal.
In general, in one aspect, the present inven

Affiliated with

Also associated with

Rating

Minimizing the effect of clock skew in bit line write driver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Minimizing the effect of clock skew in bit line write driver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimizing the effect of clock skew in bit line write driver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2924056