Static information storage and retrieval – Floating gate – Disturbance control
Reexamination Certificate
2007-05-01
2007-05-01
Zarabian, Amir (Department: 2827)
Static information storage and retrieval
Floating gate
Disturbance control
C365S185170, C365S185180, C365S185230, C365S185280
Reexamination Certificate
active
10881951
ABSTRACT:
A selected wordline that is coupled to cells for programming is biased with a programming voltage. The unselected wordlines that are adjacent to the selected wordline are biased at a first predetermined voltage. The remaining wordlines are biased at a second predetermined voltage that is greater than the first predetermined voltage. The first predetermined voltage is selected by determining what unselected, adjacent wordline bias voltage produces a minimized Vpassdisturb in response to the selected wordline programming voltage.
REFERENCES:
patent: 5621684 (1997-04-01), Jung
patent: 5671176 (1997-09-01), Jang et al.
patent: 5677875 (1997-10-01), Yamagata
patent: 5715194 (1998-02-01), Hu
patent: 5912837 (1999-06-01), Lakhani
patent: 5917757 (1999-06-01), Lee et al.
patent: 5959892 (1999-09-01), Lin
patent: 5991202 (1999-11-01), Derhacobian
patent: 6061270 (2000-05-01), Choi
patent: 6107658 (2000-08-01), Itoh et al.
patent: 6240016 (2001-05-01), Haddad
patent: 6469933 (2002-10-01), Choi
patent: 6620682 (2003-09-01), Lee
patent: 6657915 (2003-12-01), Seo
patent: 6987694 (2006-01-01), Lee
patent: 2002/0060926 (2002-05-01), Choi et al.
patent: 2002/0075727 (2002-06-01), Jeong
patent: 2002/0118569 (2002-08-01), Jeong et al.
patent: 2002/0149958 (2002-10-01), Kunikiyo
patent: 2005/0018489 (2005-01-01), Hosono
patent: 2005/0254309 (2005-11-01), Kwon et al.
patent: 2005/0265097 (2005-12-01), Tanaka et al.
patent: 2006/0023502 (2006-02-01), Cernea et al.
T. Jung et al., “A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications” IEEE Journal of Solid-State Circuits, IEEE Inc., New York, NY, U.S., vol. 31, No. 11, Nov. 1996, pp. 1575-1583.
K. Suh et al., “A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme” IEEE Journal of Solid-State Circuits, IEEE Inc., New York, NY, vol. 30, No. 11, Nov. 1995, pp. 1149-1156.
Bicksler Andrew
Mihnea Andrei
Rudeck Paul J.
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
Pham Ly Duy
Zarabian Amir
LandOfFree
Minimizing adjacent wordline disturb in a memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Minimizing adjacent wordline disturb in a memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimizing adjacent wordline disturb in a memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3733110