Minimal instruction set computer architecture and multiple instr

Details Minimal instruction set computer architecture and multiple instr Minimal instruction set computer architecture and multiple instr

1995-05-19

1998-10-20

Bowler, Alyssa H.

39580023, 395391, 395392, 395573, G06F 1500

Patent

active

058260960

ABSTRACT:
A minimal instruction set computer architecture (hyperscalar computer architecture) comprises a central memory, an instruction buffer, a control unit, an I/O control unit, a plurality of functional units, a plurality of register files, and a data router. In the hyperscalar computer architecture, the central memory transfers a plurality of instructions to the instruction buffer. The control unit receives multiple instructions from the instruction buffer, and automatically determines and issues the largest subset of instructions from those received that can be simultaneously issued to the plurality of functional units. Each functional unit receives data from and returns computational results to a corresponding register file. The data router serves to transfer data between each register file and any other register file, the central memory, the control unit, or the I/O control unit. The present invention also includes a multiple instruction issue method for issuing instructions to the hyperscalar computer architecture. The multiple instruction issue method comprises the steps of: determining a set of first source register files used by a plurality of instructions; determining a set of second source register files used by the plurality of instructions; determining a set of destination register files used by the plurality of instructions; determining a largest subset of instructions within the plurality of instructions that can be executed without a register file conflict; and issuing in parallel each instruction within the largest subset to the plurality of functional units.

REFERENCES:
patent: 5019968 (1991-05-01), Wang et al.
patent: 5488729 (1996-01-01), Vegesna et al.
patent: 5497499 (1996-03-01), Garg et al.
patent: 5530817 (1996-06-01), Masubuchi
Findlay et al., "HARP A VUW RISC Processor," IEEE, 1991, pp. 368-372.
Ahmad, "Graphing Variables into Multiple & Memories for Data Path Synthesis," IEEE, 1992, pp. 663-666.
Bretenite et al, "Architecture Synthesis of High-Performance Application--Specific Processor," IEEE, 1990, pp. 542-548.
Mike Johnson, Superscalar Microprocessor Design, 1991.
Dwyer et al., "A Fast Instruction Dispatch Unit for Multiple and Out-of-Sequence Issuances", EE-CEG-87-15, 1987, pp. 1-11 and figures 1-8.
Robert P. Colwell et al, "Architecture and Implementation of a VLIW Supercomputer", IEEE Computer Society Press, Nov. 1990, pp. 910-919.

Affiliated with

Also associated with

Rating

Minimal instruction set computer architecture and multiple instr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Minimal instruction set computer architecture and multiple instr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimal instruction set computer architecture and multiple instr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-258476