Min/max value validation by repeated parallel comparison of...

Details Min/max value validation by repeated parallel comparison of... Min/max value validation by repeated parallel comparison of...

2007-04-17

2007-04-17

Kim, Kenneth S. (Department: 2111)

Electrical computers and digital processing systems: processing

Processing architecture

Vector processor

C708S207000, C712S022000, C712S222000

Reexamination Certificate

active

11302908

ABSTRACT:
A method of locating a target value includes loading the target value into elements of a first register. The first register includes N elements (N>0). The method also includes indicating in elements of a second register, which includes N elements corresponding to the first register, whether a corresponding element from data storage matches a corresponding element of the first register.

REFERENCES:
patent: 4896133 (1990-01-01), Methvin et al.
patent: 5537562 (1996-07-01), Gallup et al.
patent: 5838984 (1998-11-01), Nguyen et al.
patent: 6006315 (1999-12-01), Park
patent: 6128614 (2000-10-01), Mennemeier et al.
patent: 6697064 (2004-02-01), Kilgard et al.
patent: 6708168 (2004-03-01), Evans
patent: 6948056 (2005-09-01), Roth et al.
patent: 2004/0215768 (2004-10-01), Beaumont

Affiliated with

Also associated with

Rating

Min/max value validation by repeated parallel comparison of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Min/max value validation by repeated parallel comparison of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Min/max value validation by repeated parallel comparison of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3762730