Semiconductor device manufacturing: process – Making device array and selectively interconnecting
Reexamination Certificate
2005-07-19
2005-07-19
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
C438S240000, C438S396000
Reexamination Certificate
active
06919233
ABSTRACT:
Semiconductor devices and methods for making the same are described in which a single high k or ferroelectric dielectric layer is used to form decoupling capacitors and analog capacitor segments. Analog capacitors are formed by coupling analog capacitor segments in series with one another, wherein the capacitor segments may be connected in reverse polarity relationship to provide symmetrical performance characteristics for the analog capacitors.
REFERENCES:
patent: 4427457 (1984-01-01), Carlson et al.
patent: 4918454 (1990-04-01), Early et al.
patent: 5304506 (1994-04-01), Porter et al.
patent: 6124163 (2000-09-01), Shirley et al.
patent: 6207561 (2001-03-01), Hwang et al.
patent: 6242300 (2001-06-01), Wang
patent: 6271084 (2001-08-01), Tu et al.
patent: 6300682 (2001-10-01), Chen
patent: 6340832 (2002-01-01), Kasahara
patent: 6387750 (2002-05-01), Lai et al.
patent: 6387775 (2002-05-01), Jang et al.
patent: 6391707 (2002-05-01), Dirnecker et al.
patent: 6430028 (2002-08-01), Kar-Roy et al.
patent: 6436787 (2002-08-01), Shih et al.
patent: 2003/0169560 (2003-09-01), Welsch et al.
patent: 2004/0209423 (2004-10-01), Tian
“High Density Metal Insulator Metal Capacitors Using PECVO Nitride for Mixed Signal and RF Circuits”, Arjun Kar-Roy, Chun Hu, Marco Racanelli, Cory A Compton, Paul Kempf, Gurvinder Jolly, Phil N. Sherman, Jie Zheng, Zhe Zhang and Aiguo Yin; Jun. 1999 IEEE, pp. 245 to 247.
“A 0.13μm CMOS Platform with Cu/Low-k Interconnects for System On Chip Applications”, T. Schiml, S. Biesemans, G. Brase, L. Burrell, A. Cowley, K.C. Chen, A. v. Ehrenwall, B. v. Ehrenwall, P. Felsner, J. Gill, F. Grellner, F. Guarin, L.K. Han, M. Hoinkis, E. Hsiung, E. Kaltalioglu, P. Kim, G. Knoblinger, S. Kulkarni, A Leslie, T. Mono, T. Schafbauer, U. Schroeder, K. Schruefer, T. Spooner, D. Warner, C. Wang R. Wong E. Demm, P. Leung, M. Stetter, C. Wann, J.K. and Chen, E. Crabbe: 2001 Symposium on VLSI Technology Digest of Technical Papers, pp. 101-102.
“Integration of Thin Film MIM Capacitors and Resistors into Copper Metallization based RF-CMOS and BI-CMOS Technologies”, Peter Zurcher, Prasad Alluri, Peir Chu, Alain Duvallet, Chris Happ, Rashaunda Henderson, John Mendonca, Matthew Kim, Michael Petras, Mark Raymond, Tom Remmel, Doug Roberts, Bob Steimle, Jim Stipanuk, Sherry Straub, Terry Sparks, Marc Tarabbia, Helene Thibieroz and Mel Miller; Apr. 2000, pp. 153 to 156.
Burke Ed
Haider Asad M.
Papa Rao Satyavolu S.
Taylor Kelly
Brady III W. James
Fourson George
Keagy Rose Alyssa
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
MIM capacitors and methods for fabricating same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MIM capacitors and methods for fabricating same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MIM capacitors and methods for fabricating same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3383075