Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2003-08-11
2004-10-12
Lee, Eddie (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C257S306000, C361S306200
Reexamination Certificate
active
06803641
ABSTRACT:
FIELD OF INVENTION
The present invention relates generally to semiconductor devices and more particularly to analog and digital MIM capacitors and methods for fabricating such in the manufacture of semiconductor device products.
BACKGROUND OF THE INVENTION
Capacitors are employed in digital and analog devices for a variety of purposes, including storing electrical charge, filtering, blocking DC voltage levels, and stabilizing power supplies (e.g., decoupling switching noise from DC supplies). Typical capacitors used in semiconductor devices may have the structure of a metal oxide semiconductor (MOS) type, a P-N junction type, a polysilicon-insulator-polysilicon (PIP) type, a metal-insulator-metal (MIM) type, etc., wherein the type of capacitor employed typically depends on the application (e.g., analog or digital) and desired response characteristics of the device.
PIP capacitors suffer from capacitance variations caused by the doping characteristics of the polysilicon capacitor electrode plates, and as such, these devices exhibit fairly large changes in the capacitance as a function of applied voltage. Hence these devices have a large voltage coefficient of capacitance (VCC), typically measured in parts per million per volt (ppm/V). In addition, parasitic effects are seen in MOS type transistors where the capacitor is located proximate the substrate. MIM type capacitors may be advantageously fabricated in upper interconnect layers of a semiconductor device wafer to mitigate such parasitic effects. MIM capacitors are further desirable, since the electrode plates are fabricated from conductive metal materials, whereby the polysilicon doping issues and polysilicon depletion associated with PIP capacitors are avoided.
Voltage dependent capacitance effects are generally more detrimental in analog capacitors than in decoupling capacitors. Thus, in semiconductor devices having both analog and digital circuitry (e.g., sometimes referred to as mixed-signal devices), some capacitors have different design performance criteria than others. In this regard, mixed-signal devices generally employ decoupling capacitance to reduce power supply transients associated with switching transistors, as well as analog capacitors for filtering and other types of analog circuits.
Decoupling capacitors (e.g., digital capacitors) require high capacitance density (e.g., measured in fF/um
2
) in order to minimize the amount of device area devoted to decoupling. In some cases, capacitance densities of 10 fF/um
2
or more are desired to minimize the die area occupied by decoupling capacitors, particularly as higher clock speeds (e.g., transistor switching speeds) dictate increased decoupling capacitance requirements. However, decoupling capacitors generally are not as sensitive to the dependence of capacitance on voltage as are analog capacitors. For instance, a decoupling capacitor connected between a power supply rail and ground will not see large fluctuations in applied voltage during normal operations (e.g., apart from fast transient switching noise in digital circuits). Thus, for a decoupling capacitor designed to decouple high frequency noise from a 3 V DC supply, the difference in capacitance at 1 V is relatively unimportant.
Conversely, analog circuits do not demand such high capacitance densities, wherein densities of around 3 fF/um
2
or less may be used. However, analog circuits are much less tolerant of capacitance variations during operation than are digital circuits. For example, if the impedance of the capacitor is not reasonably predictable or consistent across the range of expected applied voltages, the circuit performance could be different for different applied voltages, and consequently, the performance of the analog circuit may be unsatisfactory. Thus, whereas decoupling capacitors can be successfully employed with relatively large fluctuations in capacitance with changes in applied voltage, analog capacitors are typically designed to have VCC specifications in a range of about 300 ppm/V or less.
These divergent capacitor design goals often lead to separate processing operations to form digital (e.g., decoupling) and analog capacitors in the manufacture of semiconductor devices, particularly in mixed-signal type devices. Separate capacitor dielectrics have conventionally been employed since the VCC coefficients typically get smaller as dielectric film thickness is increased, while the capacitance density is reduced for thicker dielectrics. Some processes fabricate analog and decoupling MIM type capacitors in separate interconnect levels or layers, while others form different dielectric layers in the same interconnect level for the analog and digital MIM capacitors. In either case, multiple masks and process steps are required to separately form the decoupling and analog capacitors. It is a continuing goal to reduce or streamline the number of such processing steps, so as to increase product throughput and reduce product cost in the manufacture of semiconductor devices. Accordingly, there is a need for capacitor structures and processing methods by which analog and decoupling capacitors can be fabricated to accommodate the different performance requirements with respect to VCC, leakage current, and capacitance density, and which reduce the number of processing steps required for capacitor fabrication.
SUMMARY OF THE INVENTION
The following presents a simplified summary in order to provide a basic understanding of one or more aspects of the invention. This summary is not an extensive overview of the invention, and is neither intended to identify key or critical elements of the invention, nor to delineate the scope thereof. Rather, the primary purpose of the summary is to present some concepts of the invention in a simplified form as a prelude to the more detailed description that is presented later. The invention relates to semiconductor devices and methods for making the same in which a single dielectric layer is used to form metal-insulator-metal (MIM) decoupling capacitors and analog capacitor segments. Analog capacitors are formed by coupling analog capacitor segments in series with one another. High k dielectric material or ferroelectric material may be used to form the single dielectric layer for the analog and decoupling capacitors, and the polarities of the analog capacitor segments may be reversed to effectively reduce asymmetric effects related to applied voltage. In this manner, a streamlined manufacturing process may be achieved, which produces capacitors adapted for the different requirements of analog and decoupling (e.g., digital) capacitors.
In accordance with one aspect of the invention, a method of fabricating capacitors in a mixed-signal semiconductor device is provided, which comprises forming a dielectric layer above a wafer, forming a decoupling capacitor and a plurality of analog capacitor segments using the dielectric layer, and coupling two or more of the analog capacitor segments in series to form an analog capacitor. The dielectric layer may be a high k dielectric material, such as having a dielectric constant k greater than about 8, for example, tantalum oxide (TaO), or ferroelectric material, for example, Pb(Zr,Ti)O3 (PZT), (Ba,Sr)TiO3 (BST), SrTiO3 (STO) and SrBi2TA
2
O9 (SBT), BaTiO3 (BTO), (Bil-xLax) 4Ti3O12 (BLT), or other ferroelectric material, deposited over a conductive (e.g., metal) bottom electrode layer. A top electrode layer is then formed over the dielectric, wherein the top and bottom electrode layers may comprise any suitable material, such as titanium nitride (TiN), titanium aluminum nitride (TiAlN), iridium (Ir), iridium oxide (IrO), or others.
The top and bottom electrode layers and the dielectric layer are then patterned using a single mask, so as to form decoupling capacitors and analog capacitor segments in a small number of processing steps in the manufacturing flow. The patterning provides one or more decoupling capacitors, as well as a number of analog capacitor segments separated from one another, individually comprising unetched portio
Burke Ed
Haider Asad M.
Papa Rao Satyavolu S.
Taylor Kelly
Brady III W. James
Keagy Rose Alyssa
Lee Eddie
Owens Douglas W.
Telecky , Jr. Frederick J.
LandOfFree
MIM capacitors and methods for fabricating same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MIM capacitors and methods for fabricating same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MIM capacitors and methods for fabricating same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3295122