MIGFET circuit with ESD protection

Details MIGFET circuit with ESD protection MIGFET circuit with ESD protection

2008-01-09

2010-10-19

Fureman, Jared (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

C257S355000

Reexamination Certificate

active

07817387

ABSTRACT:
An electrostatic discharge (ESD) protected circuit is coupled to a power supply voltage rail and includes a multiple independent gate field effect transistor (MIGFET), a pre-driver, and a hot gate bias circuit. The MIGFET has a source/drain path coupled between an output pad and the power supply voltage rail and has a first gate terminal and a second gate terminal. The pre-driver circuit has an output. The hot gate bias circuit is coupled to the first gate terminal of the MIGFET, and the output of the pre-driver circuit is coupled to the second gate terminal of the MIGFET. The hot gate bias circuit is configured to apply a bias voltage to the first gate terminal of the MIGFET during an ESD event that increases the breakdown voltage of the MIGFET so as to better withstand the ESD event.

REFERENCES:
patent: 4385337 (1983-05-01), Asano et al.
patent: 5034845 (1991-07-01), Murakami
patent: 5237395 (1993-08-01), Lee
patent: 5239440 (1993-08-01), Merrill
patent: 5255146 (1993-10-01), Miller
patent: 5287241 (1994-02-01), Puar
patent: 5311391 (1994-05-01), Dungan et al.
patent: 5361185 (1994-11-01), Yu
patent: 5440162 (1995-08-01), Worley et al.
patent: 5515232 (1996-05-01), Fukazawa et al.
patent: 5559659 (1996-09-01), Strauss
patent: 5610790 (1997-03-01), Staab et al.
patent: 5654862 (1997-08-01), Worley et al.
patent: 5946177 (1999-08-01), Miller et al.
patent: 6310466 (2001-10-01), Criscione
patent: 6385021 (2002-05-01), Takeda et al.
patent: 6724603 (2004-04-01), Miller et al.
patent: 6879476 (2005-04-01), Khazhinsky et al.
patent: 7244640 (2007-07-01), Yang et al.
patent: 7301741 (2007-11-01), Khazhinsky et al.
patent: 2003/0151077 (2003-08-01), Mathew et al.
patent: 2004/0109270 (2004-06-01), Stockinger et al.
patent: 2004/0219722 (2004-11-01), Pham et al.
patent: 2006/0262469 (2006-11-01), Khazhinsky et al.
patent: 2007/0025034 (2007-02-01), Chaudhary et al.
patent: 2007-053316 (2007-03-01), None
W.D. Mack and R.G. Meyer, “New ESD Protection Schemes for BiCMOS Processes with Application to Cellular Radio Designs,” ISCAS Proceedings 1992.
R. Merrill and E. Issaq, “ESD Design Methodology, ”Proc. EOS/ESD Symposium, pp. 233-237,1993.
S. Dabral, R. Aslett, and T. Maloney, “Core Clamps for Low Voltage Technologies,” EOS/ESD Symp. Proceedings, 1994.
E. R. Worley, R. Gupta, B. Jones, R. Kjar, C. Nguyen, and M. Tennyson, “Sub-micron Chip ESD Protection Schemes which Avoid Avalanching Junctions,” Proc. EOS/ESD Symposium, pp. 13-20, 1995.
G. Croft, “Transient Supply Clamp with a Variable RC Time Constant,” EOS/ESD Symp. Proceedings, 1996, pp. 276-279.
W. Anderson, J. Montanaro and N. Howorth, “Cross-Referenced EDS Protection for Power Supplies,” EOS/ESD Symp. Proceedings, 1998.
J.C. Bernier, G.D. Croft, and W.R.Young, “A Process Independent ESD Design Methodology,” ISCAS Proceedings, 1999.
P. Juliano and W. Anderson, “ESD Protection Design Challenges for a High Pin-Count Alpha Microprocessor in a 0.13um CMOS SOI Technology,” EOS/ESD Symp. Proceedings, 2003.
Khazhinsky, M.G., Miller, J.W., Stockinger, M., Weldon, J.C., “Engineering Single NMOS and PMOS Output Buffers for Maximum Failure Voltage in Advanced CMOS Technologies,” in Proc. EOS/ESD Symp., pp. 255-264, 2004.
M. Stockinger, J. W. Miller, M. G. Khazhinsky, C. A. Torres, J. C. Weldon, B. D. Preble, M. J. Bayer, M. Akers, and V. G. Kamat, “Boosted and Distributed Rail Clamp Networks for ESD protection in Advanced CMOS Technologies,” in Proc. EOS/ESD Symp., pp. 17-26, 2003.
C. Torres, J. Miller, M. Stockinger, M. Akers, M. Khazhinsky and J. Weldon, “Modular, Portable and Easily Simulated ESD Protection Networks for Advanced CMOS Technologies,” EOS/ESD Symp. Procedings, 2001.
PCT/US2008/086180 International Search Report and Written Opinion mailed Jun. 24, 2009.

Affiliated with

Also associated with

Rating

MIGFET circuit with ESD protection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MIGFET circuit with ESD protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MIGFET circuit with ESD protection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4230652